Sequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12


 Kory Whitehead
 2 years ago
 Views:
Transcription
1 9//2 Sequentil (2) ENGG5 st Semester, 22 Dr. Hden So Deprtment of Electricl nd Electronic Engineering Snchronous vs Asnchronous Sequentil Circuit This Course snchronous Sequentil snchronous Comintionl n In snchronous sequentil circuits, ll stte elements re updted snchronousl ccording to single clock signl n In snchronous sequentil circuits, stte elements m e updted with multiple clocks, no clock signl, or n other schemes. st semester, 22 ENGG5  H. So 2 input Snchronous Sequentil Circuits n A snchronous sequentil circuit contins exctl clock signl n All stte elements re connected to the sme clock signl è the stte of the entire circuit is updted t the sme time n Common form of snchronous sequentil circuits: Com Com Com Com output Clock Signl n A clock signl is prticulrl importnt signl in snchronous sequentil circuit It controls the ction of ll DFFs n A clock signl toggles etween nd periodicll n The frequenc of the toggling determines the mximum speed of the circuit E.g.: in the ccumultor exmple erlier, the output S cnnot chnge fster thn the clock frequenc X x x x2 S x x + x x + x + x2 clock period = clock frequenc clock period e.g. Intel CPU runs t 3 GHz, Moile phone processors t GHz L FPGA ord t 5 MHz st semester, 22 ENGG5  H. So 3 st semester, 22 ENGG5  H. So 4 FSM Overview FINITE STATE MACHINE n Finite Stte Mchine (FSM) is n strction of computtion Cn e used to model mn computing tsks, oth in softwre nd in hrdwre n Ver useful strction to help design sequentil circuits It is sstemtic, nd cn e nlzed mthemticll n Used to descrie ver complex ehvior of circuits nd sstems Decision mking Network communiction Microprocessor control st semester, 22 ENGG5  H. So 5 st semester, 22 ENGG5  H. So 6
2 9//2 Defining Finite Stte Mchines n Ech FSM defines: Finite numer of sttes tht the mchine cn e in The conditions under which it will trnsition from one stte to nother n At n moment in time, n FSM cn onl exist in of the defined sttes n The output of n FSM depends on the stte tht the FSM Optionll depend on the input to the FSM Stte Trnsition Digrm n A grphicl tool to descrie the ehvior of n FSM n Represent sttes s locks Leled: nme of the stte n Represent trnsitions s directed edge Direction of n edge represents the direction of stte trnsition n All possile sttes & trnsitions re included S3 S S2 S st semester, 22 ENGG5  H. So 7 st semester, 22 ENGG5  H. So 8 Quick Quiz Stte Trnsitions n Which of the following is/ re possile sequence(s) of sttes tht the FSM m go through? S S condition / output S S S S3 S2 S 2 S S S S2 S2 S 3 S S S S S3 S3 S3 4 S2 S2 S S S S S3 S2 S n Ech stte trnsition is leled with:. Condition tht the trnsition should tke plce 2. Output of the FSM during the trnsition n There should onl e ctive trnsition t n one time The input conditions of ll trnsitions in FSM should e mutull exclusive st semester, 22 ENGG5  H. So 9 st semester, 22 ENGG5  H. So Ex: Ticket Gte t MTR n The gte should onl open fter vlid Octopus crd is scnned. n It should close the gte fter person hs pssed through the gte. FSM in Hrdwre n FSM cn e efficientl implemented in hrdwre using snchronous sequentil circuits FSM sttes cn e implemented registers Stte trnsition conditions cn e implemented comintionl function on input signls nd the sttes FSM outputs re simpl output signls of the circuit n Trnsition condition is checked on ever clock edge st semester, 22 ENGG5  H. So st semester, 22 ENGG5  H. So 2 2
3 9//2 Ticket Gte Control () Ticket Gte Control (2) Step : Define the input/output signls n We use the following signls: Tpe Nme Description input vlid if vlid Octopus crd is presented, otherwise input pssed if pssenger hs completel pssed through the gte, otherwise output motor close the ticket gte turning on motor, otherwise st semester, 22 ENGG5  H. So 3 Step 2: Determine how the FSM sttes will e represented in hrdwre n 2 FSM sttes è DFF needed n Encode the stte s follows: è stte è stte st semester, 22 ENGG5  H. So 4 Ticket Gte Control (3) Step 3: Implement the stte trnsition logic n At ech ccle, determine wht is the next stte this FSM should e in in the next ccle Determine which trnsition is ctive checking ll the trnsition conditions n The next stte logic is comintionl function of the current stte nd the input signls the input to the stte register Cn e found using truth tle st semester, 22 ENGG5  H. So 5 Ticket Gte Control (3) ns = s vlid + s pssed s vlid pssed ns st semester, 22 ENGG5  H. So 6 Ticket Gte Control (4) Ticket Gte Control (4) Step 4: Determine the output logic n Cn e performed similr to the w the next stte logic is otined st semester, 22 ENGG5  H. So 7 motor = s vlid + s pssed s vlid pssed ns motor st semester, 22 ENGG5  H. So 8 3
4 9//2 Ticket Gte Control (5) Moore Mchine vs Mel Mchine Step 4: Implement the circuit input s Next Stte ns stte register s Output output n In Mel mchine, the output depends on oth input nd the current stte of the mchine n In Moore mchine, the output depends onl on the current stte, ut not the input n Next stte (ns) is comintionl function on current stte (s) nd current input n After clock edge, ns ecomes the current stte (s) in the next ccle è connect to stte register n Output depends on current stte n Output m depend on input s well n Moore mchine void comintionl pth etween input nd output of stte mchine n However, in generl, Moore mchine requires more sttes to implement the sme function thn Mel mchine st semester, 22 ENGG5  H. So 9 st semester, 22 ENGG5  H. So 2 Stte Encoding n Stte encoding refers to the w the strct FSM sttes re represented in hrdwre n In inr encoding scheme, ech stte is encoded using n nit inr numer. 2 n possile sttes The ticket gte exmple is the simplest inr encoding with it = 2 sttes n In onehot encoding scheme, ech FSM stte is encoded using it t unique it position n DFFs re used to encode n FSM sttes Stte Encoding Stte Binr OneHot Stte_A Stte_B Stte_C Stte_D Oservtions: Exmple: encoding 4 sttes using different encoding scheme n Onehot encoding scheme requires more DFFs for lrge FSMs But generll simpler next stte/output logic n The mpping etween stte nd its encoding cn e quite ritrr E.g. No reson wh Stte_C cnnot e n Nontrivil to define the est encoding st semester, 22 ENGG5  H. So 2 st semester, 22 ENGG5  H. So 22 Stte Encoding n In either encoding scheme, there will e codes tht do not correspond to n FSM stte E.g. is not vlid onehot encoding E.g. m not e vlid if there re onl 5 sttes in the FSM. n How to hndle invlid sttes? Ignore them since in theor our stte mchine will never end up in tht stte Flg n error, stop the mchine Reset the mchine/jump to defult stte Tke dvntge of them to simplif the design of next stte/output logic CIRCUIT TIMING st semester, 22 ENGG5  H. So 23 st semester, 22 ENGG5  H. So 24 4
5 9//2 Timing of Circuits n So fr, we hve ssumed: output of comintionl circuit chnges instntneous w.r.t. input Output of FF chnges instntneousl w.r.t. clock edge n In relit, it tkes finite mount of time for signl to trvel through circuit. n The timing of different prts of circuit m cuse glitches in output, limit the mximum speed of design st semester, 22 ENGG5  H. So 25 Propgtion Del c d n Ech logic gte incurs del etween the input nd output to llow signl to propgte Such del is referred s propgtion del n Exct vlue is technologdependent n In this clss, we ssume ll gtes hve the sme unit propgtion del. The speed of circuit is lws limited the slowest pth st semester, 22 ENGG5  H. So 26 3 units of del from to unit of del from d to Worst cse del = 3 units Glitches x n Glitches refer to n momentril chnge in signl vlue n One common cuse is due to rce condition etween signl pths Imlnced propgtion del n M cuse incorrect output if signl is used during the glitch x stle time Timing in Snchronous Circuits c d n In snchronous sequentil circuit, signl chnges occur onl during clock edge n All signls re therefore snchronized to chnge vlues right fter clock edge n In the ove exmple, need to mke sure correct vlue of ville BEFORE next clock edge st semester, 22 ENGG5  H. So 27 st semester, 22 ENGG5  H. So 28 Timing in Snchronous Circuits n In generl, the propgtion del through the comintionl logic etween n two registers must e shorter thn the clock period n The longest such pth is clled the criticl pth of the circuit n The criticl pth determines the mximum clock speed x From glitch exmple Com Stle efore clock edge Snchronous Circuits Timing Trdeoff n Since onl vlues right efore the clock edge in the input port re cptured, ll the glitches within the circuit re ignored n A short period of time efore clock edge must e llocted to ensure stle inputs Too smll è Chnce of filing circuit Too ig è Wsted idle time n Since ll circuit runs on the sme clock, clock frequenc limited the longest criticl pth st semester, 22 ENGG5  H. So 29 st semester, 22 ENGG5  H. So 3 5
6 9//2 Summr n Snchronous sequentil circuits contin one single clock All FFs connected to the sme clock All signl chnge snchronized to the sme clock edge n Stte mchine is n importnt strction for computtion Stright forwrd implementtion s snchronous sequentil logic n Propgtion del of logic gtes determines the highest frequenc snchronous sequentil circuit cn run st semester, 22 ENGG5  H. So 3 6
Digital Design. Sequential Logic Design  Controllers. Copyright 2007 Frank Vahid
Digitl Design Sequentil Logic Design  Controllers Slides to ccompny the tetook Digitl Design, First Edition, y, John Wiley nd Sons Pulishers, 27. http://www.ddvhid.com Copyright 27 Instructors of courses
More informationCHAPTER 2 LITERATURE STUDY
CHAPTER LITERATURE STUDY. Introduction Multipliction involves two bsic opertions: the genertion of the prtil products nd their ccumultion. Therefore, there re two possible wys to speed up the multipliction:
More informationDataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1)
The slides contin revisited mterils from: Peter Mrwedel, TU Dortmund Lothr Thiele, ETH Zurich Frnk Vhid, University of liforni, Riverside Dtflow Lnguge Model Drsticlly different wy of looking t computtion:
More informationCS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates
Bsic Logic Gtes : Computer Architecture I Boolen Algebr Instructor: Prof. Bhgi Nrhri Dept. of Computer Science Course URL: www.ses.gwu.edu/~bhgiweb/cs35/ Digitl Logic Circuits We sw how we cn build the
More informationMath Circles Finite Automata Question Sheet 3 (Solutions)
Mth Circles Finite Automt Question Sheet 3 (Solutions) Nickols Rollick nrollick@uwterloo.c Novemer 2, 28 Note: These solutions my give you the nswers to ll the prolems, ut they usully won t tell you how
More information& Y Connected resistors, Light emitting diode.
& Y Connected resistors, Light emitting diode. Experiment # 02 Ojectives: To get some hndson experience with the physicl instruments. To investigte the equivlent resistors, nd Y connected resistors, nd
More informationCHAPTER 3 AMPLIFIER DESIGN TECHNIQUES
CHAPTER 3 AMPLIFIER DEIGN TECHNIQUE 3.0 Introduction olidstte microwve mplifiers ply n importnt role in communiction where it hs different pplictions, including low noise, high gin, nd high power mplifiers.
More informationEE Controls Lab #2: Implementing StateTransition Logic on a PLC
Objective: EE 44  Controls Lb #2: Implementing Stternsition Logic on PLC ssuming tht speed is not of essence, PLC's cn be used to implement stte trnsition logic. he dvntge of using PLC over using hrdwre
More information(1) Nonlinear system
Liner vs. nonliner systems in impednce mesurements I INTRODUCTION Electrochemicl Impednce Spectroscopy (EIS) is n interesting tool devoted to the study of liner systems. However, electrochemicl systems
More informationMixed CMOS PTL Adders
Anis do XXVI Congresso d SBC WCOMPA l I Workshop de Computção e Aplicções 14 20 de julho de 2006 Cmpo Grnde, MS Mixed CMOS PTL Adders Déor Mott, Reginldo d N. Tvres Engenhri em Sistems Digitis Universidde
More informationCS2204 DIGITAL LOGIC & STATE MACHINE DESIGN SPRING 2005
CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN SPRING 2005 EXPERIMENT 1 FUNDAMENTALS 1. GOALS : Lern how to develop cr lrm digitl circuit during which the following re introduced : CS2204 l fundmentls, nd
More informationECE 274 Digital Logic Spring Digital Design. Combinational Logic Design Process and Common Combinational Components Digital Design
ECE 27 Digitl Logi Spring 29 Comintionl Logi Design Proess n Common Comintionl Components Digitl Design 2.7 2. Digitl Design Chpter 2: Comintionl Logi Design Slies to ompn the tetook Digitl Design, irst
More informationSection 16.3 Double Integrals over General Regions
Section 6.3 Double Integrls over Generl egions Not ever region is rectngle In the lst two sections we considered the problem of integrting function of two vribles over rectngle. This sitution however is
More informationKirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR):
SPH4UW Kirchhoff s ules Kirchhoff s oltge ule (K): Sum of voltge drops round loop is zero. Kirchhoff s Lws Kirchhoff s Current ule (KC): Current going in equls current coming out. Kirchhoff s ules etween
More informationINSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad
Hll Ticket No Question Pper Code: AEC009 INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigl, Hyderd  500 043 MODEL QUESTION PAPER Four Yer B.Tech V Semester End Exmintions, Novemer  2018 Regultions:
More informationGeometric quantities for polar curves
Roerto s Notes on Integrl Clculus Chpter 5: Bsic pplictions of integrtion Section 10 Geometric quntities for polr curves Wht you need to know lredy: How to use integrls to compute res nd lengths of regions
More informationStudent Book SERIES. Patterns and Algebra. Name
E Student Book 3 + 7 5 + 5 Nme Contents Series E Topic Ptterns nd functions (pp. ) identifying nd creting ptterns skip counting completing nd descriing ptterns predicting repeting ptterns predicting growing
More informationDiscontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type)
ICs for Cssette, Cssette Deck ANN, ANN Puse Detection s of Rdio Cssette, Cssette Deck Overview The ANN nd the ANN re the puse detection integrted circuits which select the progrm on the cssette tpe. In
More informationECE Digital Logic (Labs) ECE 274 Digital Logic. ECE Digital Logic (Textbook) ECE Digital Logic (Optional Textbook)
ECE 74 Digitl Logic ECE 74  Digitl Logic (Ls) Instructor: Romn Lysecky, rlysecky@ece.rizon.edu Office Hours: MW :: PM, ECE Lecture: MW :: PM, ILC 4 Course Wesite: http://www.ece.rizon.edu/~ece74/ TAs:
More informationOn the Description of Communications Between Software Components with UML
On the Description of Communictions Between Softwre Components with UML Zhiwei An Dennis Peters Fculty of Engineering nd Applied Science Memoril University of Newfoundlnd St. John s NL A1B 3X5 zhiwei@engr.mun.c
More information1 tray of toffee 1 bar of toffee. 10 In the decimal number, 0 7, the 7 refers to 7 tenths or
Chpter 3 Deciml Numers Do you know wht DECIMAL is? In chpter, we delt with units, s, 0 s nd 00 s. When you tke single unit nd divide it into (or 0 or 00) its, wht we then hve re deciml frctions of whole
More informationExperiment 8 Series DC Motor (II)
Ojectives To control the speed of loded series dc motor y chnging rmture voltge. To control the speed of loded series dc motor y dding resistnce in prllel with the rmture circuit. To control the speed
More informationMAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNELSHAPED NODES
MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNELSHAPED NODES Romn V. Tyshchuk Informtion Systems Deprtment, AMI corportion, Donetsk, Ukrine Emil: rt_science@hotmil.com 1 INTRODUCTION During the considertion
More informationABB STOTZKONTAKT. ABB ibus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC
User Mnul ntelligent nstlltion Systems A B 1 2 3 4 5 6 7 8 30 ma 30 ma n = AC Un = 230 V AC 30 ma 9 10 11 12 C ABB STOTZKONTAKT Appliction Softwre Current Vlue Threshold/1 Contents Pge 1 Device Chrcteristics...
More informationModule 9. DC Machines. Version 2 EE IIT, Kharagpur
Module 9 DC Mchines Version EE IIT, Khrgpur esson 40 osses, Efficiency nd Testing of D.C. Mchines Version EE IIT, Khrgpur Contents 40 osses, efficiency nd testing of D.C. mchines (esson40) 4 40.1 Gols
More informationRegular languages can be expressed as regular expressions.
Regulr lnguges cn e expressed s regulr expressions. A generl nondeterministic finite utomton (GNFA) is kind of NFA such tht: There is unique strt stte nd is unique ccept stte. Every pir of nodes re connected
More informationMOS Transistors. Silicon Lattice
rin n Width W chnnel ptype (doped) sustrte MO Trnsistors n Gte Length L O 2 (insultor) ource Conductor (poly) rin rin Gte nmo trnsistor Gte ource pmo trnsistor licon sustrte doped with impurities dding
More informationChapter 2 Literature Review
Chpter 2 Literture Review 2.1 ADDER TOPOLOGIES Mny different dder rchitectures hve een proposed for inry ddition since 1950 s to improve vrious spects of speed, re nd power. Ripple Crry Adder hve the simplest
More informationTiming Macromodeling of IP Blocks with Crosstalk
Timing Mcromodeling of IP Blocks with Crosstlk Ruiming Chen nd Hi Zhou Electricl nd Computer Engineering Northwestern Universit Evnston, IL 60208 Astrct With the increse of design compleities nd the decrese
More informationAlgorithms for Memory Hierarchies Lecture 14
Algorithms for emory Hierrchies Lecture 4 Lecturer: Nodri Sitchinv Scribe: ichel Hmnn Prllelism nd Cche Obliviousness The combintion of prllelism nd cche obliviousness is n ongoing topic of reserch, in
More informationSolutions to exercise 1 in ETS052 Computer Communication
Solutions to exercise in TS52 Computer Communiction 23 Septemer, 23 If it occupies millisecond = 3 seconds, then second is occupied y 3 = 3 its = kps. kps If it occupies 2 microseconds = 2 6 seconds, then
More informationStudent Book SERIES. Fractions. Name
D Student Book Nme Series D Contents Topic Introducing frctions (pp. ) modelling frctions frctions of collection compring nd ordering frctions frction ingo pply Dte completed / / / / / / / / Topic Types
More informationSOLVING TRIANGLES USING THE SINE AND COSINE RULES
Mthemtics Revision Guides  Solving Generl Tringles  Sine nd Cosine Rules Pge 1 of 17 M.K. HOME TUITION Mthemtics Revision Guides Level: GCSE Higher Tier SOLVING TRIANGLES USING THE SINE AND COSINE RULES
More informationTranslate and Classify Conic Sections
TEKS 9.6 A.5.A, A.5.B, A.5.D, A.5.E Trnslte nd Clssif Conic Sections Before You grphed nd wrote equtions of conic sections. Now You will trnslte conic sections. Wh? So ou cn model motion, s in E. 49. Ke
More informationAnalysis of circuits containing active elements by using modified T  graphs
Anlsis of circuits contining ctive elements using modified T  grphs DALBO BOLEK *) nd EA BOLKOA**) Deprtment of Telecommunictions *) dioelectronics **) Brno Universit of Technolog Purknov 8, 6 Brno CECH
More informationSynchronous Machine Parameter Measurement
Synchronous Mchine Prmeter Mesurement 1 Synchronous Mchine Prmeter Mesurement Introduction Wound field synchronous mchines re mostly used for power genertion but lso re well suited for motor pplictions
More informationSynchronous Machine Parameter Measurement
Synchronous Mchine Prmeter Mesurement 1 Synchronous Mchine Prmeter Mesurement Introduction Wound field synchronous mchines re mostly used for power genertion but lso re well suited for motor pplictions
More informationDirect Current Circuits. Chapter Outline Electromotive Force 28.2 Resistors in Series and in Parallel 28.3 Kirchhoff s Rules 28.
P U Z Z L E R If ll these pplinces were operting t one time, circuit reker would proly e tripped, preventing potentilly dngerous sitution. Wht cuses circuit reker to trip when too mny electricl devices
More informationA COMPARISON OF CIRCUIT IMPLEMENTATIONS FROM A SECURITY PERSPECTIVE
A COMPARISON OF CIRCUIT IMPLEMENTATIONS FROM A SECURITY PERSPECTIVE Mster Thesis Division of Electronic Devices Deprtment of Electricl Engineering Linköping University y Timmy Sundström LITHISYEX05/3698SE
More informationDomination and Independence on Square Chessboard
Engineering nd Technology Journl Vol. 5, Prt, No. 1, 017 A.A. Omrn Deprtment of Mthemtics, College of Eduction for Pure Science, University of bylon, bylon, Irq pure.hmed.omrn@uobby lon.edu.iq Domintion
More informationITEC2620 Introduction to Data Structures
/5/20 ITEC220 Introdution to Dt Strutures Leture 0 Gme Trees TwoPlyer Gmes Rules for gme define the sttespe Nodes re gme sttes Links re possile moves Build serh tree y rute fore Exmple I Exmple II A Our
More informationHow to remove BRNS/BRFS series from a PWB
Applictions mnul for BRNS/BRFS series How to remove BRNS/BRFS series from PWB VER1.0 Applictions Mnul BRNS/BRFS series Pge 1. Overview 11 1.1 Overview 11 2. Preprtion 21 2.1 2.2 2.3 Removl tool Adhesive
More informationTiming Constraintdriven Technology Mapping for FPGAs Considering False Paths and MultiClock Domains
Timing Constrintdriven Technology Mpping for FPGAs Considering Flse Pths nd MultiClock Domins Lei Cheng, Deming Chen, Mrtin D.F. Wong Univ. of Illinois t UC, Chmpign, IL USA {lcheng1,dchen,mdfwong}@uiuc.edu
More informationTo provide data transmission in indoor
Hittite Journl of Science nd Engineering, 2018, 5 (1) 2529 ISSN NUMBER: 21484171 DOI: 10.17350/HJSE19030000074 A New Demodultor For Inverse Pulse Position Modultion Technique Mehmet Sönmez Osmniye Korkut
More informationThreePhase Synchronous Machines The synchronous machine can be used to operate as: 1. Synchronous motors 2. Synchronous generators (Alternator)
ThreePhse Synchronous Mchines The synchronous mchine cn be used to operte s: 1. Synchronous motors 2. Synchronous genertors (Alterntor) Synchronous genertor is lso referred to s lterntor since it genertes
More informationExperiment 3: The research of Thevenin theorem
Experiment 3: The reserch of Thevenin theorem 1. Purpose ) Vlidte Thevenin theorem; ) Mster the methods to mesure the equivlent prmeters of liner twoterminl ctive. c) Study the conditions of the mximum
More informationExercise 11. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION
Exercise 11 The Sine Wve EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the notion of sine wve nd how it cn be expressed s phsor rotting round the center of circle. You
More informationMultibeam antennas in a broadband wireless access system
Multiem ntenns in rodnd wireless ccess system Ulrik Engström, Mrtin Johnsson, nders Derneryd nd jörn Johnnisson ntenn Reserch Center Ericsson Reserch Ericsson SE4 84 Mölndl Sweden Emil: ulrik.engstrom@ericsson.com,
More informationA Practical DPA Countermeasure with BDD Architecture
A Prcticl DPA Countermesure with BDD Architecture Toru Akishit, Msnou Ktgi, Yoshikzu Miyto, Asmi Mizuno, nd Kyoji Shiutni System Technologies Lortories, Sony Corportion, 7 Konn, Mintoku, Tokyo 875,
More informationThe Math Learning Center PO Box 12929, Salem, Oregon Math Learning Center
Resource Overview Quntile Mesure: Skill or Concept: 300Q Model the concept of ddition for sums to 10. (QT N 36) Model the concept of sutrction using numers less thn or equl to 10. (QT N 37) Write ddition
More informationDesign and implementation of a highspeed bitserial SFQ adder based on the binary decision diagram
INSTITUTE OFPHYSICS PUBLISHING Supercond. Sci. Technol. 16 (23) 1497 152 SUPERCONDUCTORSCIENCE AND TECHNOLOGY PII: S953248(3)671113 Design nd implementtion of highspeed itseril SFQ dder sed on the
More informationSafety Relay Unit. Main contacts Auxiliary contact Number of input channels Rated voltage Model Category. possible 24 VAC/VDC G9SA501.
Sfety Rely Unit The Series Offers Complete Lineup of Compct Units. Four kinds of mm wide Units re ville: A pole model, pole model, nd models with poles nd OFFdely poles, s well s Twohnd ler. Simple
More informationApplication Note. Differential Amplifier
Appliction Note AN367 Differentil Amplifier Author: Dve n Ess Associted Project: Yes Associted Prt Fmily: CY8C9x66, CY8C7x43, CY8C4x3A PSoC Designer ersion: 4. SP3 Abstrct For mny sensing pplictions, desirble
More informationGLONASS PhaseRange biases in RTK processing
ASS PhseRnge ises in RTK proessing Gle Zyrynov Ashteh Workshop on GSS Bises 202 Bern Switzerlnd Jnury 89 202 Sope Simplified oservtion models for Simplified oservtion models for ASS FDMA speifi: lok nd
More informationResolver Interface Card "OPCG1. RES" Product Specifications
Resolver Interfce Crd "OPCG1 G1RES RES" Product Specifictions Suzuk Fctory Design Dept. Dte Nme Approved Drwn 201141 Awi/Ueki Checked 201141 Y.Kto Y.Kto Drwing No. Fuji Electric Co., Ltd. SI275375
More information(1) Primary Trigonometric Ratios (SOH CAH TOA): Given a right triangle OPQ with acute angle, we have the following trig ratios: ADJ
Tringles nd Trigonometry Prepred y: S diyy Hendrikson Nme: Dte: Suppose we were sked to solve the following tringles: Notie tht eh tringle hs missing informtion, whih inludes side lengths nd ngles. When
More informationREVIEW QUESTIONS. Figure For Review Question Figure For Review Question Figure For Review Question 10.2.
HAPTE 0 Sinusoidl StedyStte Anlysis 42 EVIEW QUESTIONS 0. The voltge cross the cpcitor in Fig. 0.43 is: () 5 0 V () 7.07 45 V (c) 7.07 45 V (d) 5 45 V Ω 0.5 efer to the circuit in Fig. 0.47 nd oserve
More informationConvolutional Networks. Lecture slides for Chapter 9 of Deep Learning Ian Goodfellow
Convolutionl Networks Lecture slides for Chpter 9 of Deep Lerning In Goodfellow 20160912 Convolutionl Networks Scle up neurl networks to process very lrge imges / video sequences Sprse connections Prmeter
More informationHomework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week
Announcements Homework #1 due Mondy t 6pm White drop ox in Student Lounge on the second floor of Cory Tuesdy ls cncelled next week Attend your other l slot Books on reserve in Bechtel Hmley, 2 nd nd 3
More informationUniversity of North CarolinaCharlotte Department of Electrical and Computer Engineering ECGR 4143/5195 Electrical Machinery Fall 2009
Problem 1: Using DC Mchine University o North CrolinChrlotte Deprtment o Electricl nd Computer Engineering ECGR 4143/5195 Electricl Mchinery Fll 2009 Problem Set 4 Due: Thursdy October 8 Suggested Reding:
More informationTopic 20: Huffman Coding
Topic 0: Huffmn Coding The uthor should gze t Noh, nd... lern, s they did in the Ark, to crowd gret del of mtter into very smll compss. Sydney Smith, dinburgh Review Agend ncoding Compression Huffmn Coding
More informationAquauno Select MINUTES. (duration) FREQUENCY LED. OFF 8h AQUAUNO SELECT 5 MIN FREQUENCY. the timer is being programmed;
Aquuno Select Pg. INSTALLATION. Attch the timer to cold wter tp, following these simple instructions. Do not instll the timer in pit or vlve ox, elow ground level or indoors. Do not use the timer with
More informationAbacabaDabacaba! by Michael Naylor Western Washington University
AbcbDbcb! by Michel Nylor Western Wshington University The Abcb structure shows up in n mzing vriety of plces. This rticle explores 10 surprising ides which ll shre this pttern, pth tht will tke us through
More informationCS2204 DIGITAL LOGIC & STATE MACHINE DESIGN fall 2008
CS224 DIGITAL LOGIC & STATE MACHINE DESIGN fll 28 STAND ALONE XILINX PROJECT 2TO MULTIPLEXER. Gols : Lern how to develop stnd lone 2to multiplexer () Xilinx project during which the following re introduced
More informationAsynchronous DataDriven Circuit Synthesis
Asynchronous DtDriven Circuit Synthesis Sm Tylor, Doug Edwrds, Luis A Pln, Senior Memer, IEEE nd Luis A. Trzon D., Student Memer, IEEE Astrct A method is descried for synthesising synchronous circuits
More information(CATALYST GROUP) B"sic Electric"l Engineering
(CATALYST GROUP) B"sic Electric"l Engineering 1. Kirchhoff s current l"w st"tes th"t (") net current flow "t the junction is positive (b) Hebr"ic sum of the currents meeting "t the junction is zero (c)
More informationSection 17.2: Line Integrals. 1 Objectives. 2 Assignments. 3 Maple Commands. 1. Compute line integrals in IR 2 and IR Read Section 17.
Section 7.: Line Integrls Objectives. ompute line integrls in IR nd IR 3. Assignments. Red Section 7.. Problems:,5,9,,3,7,,4 3. hllenge: 6,3,37 4. Red Section 7.3 3 Mple ommnds Mple cn ctully evlute line
More informationFOMA M702iG Manual for Data Communication
FOMA M702iG Mnul for Dt Communiction Dt Communictions... 1 Before Using... 2 Prepring for Dt Communiction... 3 Instlling the Communiction Configurtion Files (Drivers)... 4 Connecting the FOMA Hndset nd
More informationComparison of soundscape on the ground floor of tubehouses in Hanoi and open urban space in Bordeaux
Comprison of soundscpe on the ground floor of tuehouses in Hnoi nd open urn spce in Bordeux Tun Anh Nguyen GRECAU Bordeux, Ecole Ntionle Supérieure d Architecture et de Pysge de Bordeux, Tlence, Frnce
More informationJob Sheet 2. Variable Speed Drive Operation OBJECTIVE PROCEDURE. To install and operate a Variable Speed Drive.
Job Sheet 2 Vrible Speed Drive Opertion OBJECTIVE To instll nd operte Vrible Speed Drive. PROCEDURE Before proceeding with this job, complete the sfety check list in Appendix B. 1. On the Vrible Speed
More informationDIGITAL multipliers [1], [2] are the core components of
World Acdemy of Science, Engineering nd Technology 9 8 A ReducedBit Multipliction Algorithm for Digitl Arithmetic Hrpreet Singh Dhillon nd Ahijit Mitr Astrct A reducedit multipliction lgorithm sed on
More informationISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.5
21.5 A 1.1GHz ChrgeRecovery Logic Visvesh Sthe, JungYing Chueh, Mrios Ppefthymiou University of Michign, Ann Aror, MI Boost Logic is chrgerecovery circuit fmily cple of operting t GHzclss frequencies
More informationLecture 16: Four Quadrant operation of DC Drive (or) TYPE E Four Quadrant chopper Fed Drive: Operation
Lecture 16: Four Qudrnt opertion of DC Drive (or) TYPE E Four Qudrnt chopper Fed Drive: Opertion The rmture current I is either positive or negtive (flow in to or wy from rmture) the rmture voltge is lso
More informationAreaTime Efficient DigitSerialSerial Two s Complement Multiplier
AreTime Efficient DigitSerilSeril Two s Complement Multiplier Essm Elsyed nd Htem M. ElBoghddi Computer Engineering Deprtment, Ciro University, Egypt Astrct  Multipliction is n importnt primitive
More information9.4. ; 65. A family of curves has polar equations. ; 66. The astronomer Giovanni Cassini ( ) studied the family of curves with polar equations
54 CHAPTER 9 PARAMETRIC EQUATINS AND PLAR CRDINATES 49. r, 5. r sin 3, 5 54 Find the points on the given curve where the tngent line is horizontl or verticl. 5. r 3 cos 5. r e 53. r cos 54. r sin 55. Show
More informationUse of compiler optimization of software bypassing as a method to improve energy efficiency of exposed data path architectures
Guzm et l. EURASIP Journl on Emedded Systems 213, 213:9 RESEARCH Open Access Use of compiler optimiztion of softwre ypssing s method to improve energy efficiency of exposed dt pth rchitectures Vldimír
More informationNetwork Theorems. Objectives 9.1 INTRODUCTION 9.2 SUPERPOSITION THEOREM
M09_BOYL3605_13_S_C09.indd Pge 359 24/11/14 1:59 PM f403 /204/PH01893/9780133923605_BOYLSTAD/BOYLSTAD_NTRO_CRCUT_ANALYSS13_S_978013... Network Theorems Ojectives Become fmilir with the superposition theorem
More informationAlternatingCurrent Circuits
chpter 33 AlterntingCurrent Circuits 33.1 AC Sources 33.2 esistors in n AC Circuit 33.3 Inductors in n AC Circuit 33.4 Cpcitors in n AC Circuit 33.5 The LC Series Circuit 33.6 Power in n AC Circuit 33.7
More informationCompared to generators DC MOTORS. Back e.m.f. Back e.m.f. Example. Example. The construction of a d.c. motor is the same as a d.c. generator.
Compred to genertors DC MOTORS Prepred by Engr. JP Timol Reference: Electricl nd Electronic Principles nd Technology The construction of d.c. motor is the sme s d.c. genertor. the generted e.m.f. is less
More informationDEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING, THE UNIVERSITY OF NEW MEXICO ECE238L:
PATMNT OF LCTICAL AN COMPUT NGINING, TH UNIVITY OF NW MXICO C238L: Computer Logic eign Fll 23 AYNCHONOU UNTIAL CICUIT: Note  Chpter 5 Ltch: t+ t t+ t retricted Ltch Ltch with enle: ' t+ t t+ t t t '
More informationThe Discussion of this exercise covers the following points:
Exercise 4 Bttery Chrging Methods EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the different chrging methods nd chrgecontrol techniques commonly used when chrging NiMI
More informationSpiral Tilings with Ccurves
Spirl Tilings with curves Using ombintorics to Augment Trdition hris K. Plmer 19 North Albny Avenue hicgo, Illinois, 0 chris@shdowfolds.com www.shdowfolds.com Abstrct Spirl tilings used by rtisns through
More informationEngineertoEngineer Note
EngineertoEngineer Note EE236 Technicl notes on using Anlog Devices DSPs, processors nd development tools Contct our technicl support t dsp.support@nlog.com nd t dsptools.support@nlog.com Or visit our
More informationOperation Manual. Product Code 885V55. Computerized Embroidery Machine GETTING READY EMBROIDERY APPENDIX
Computerized Emroidery Mchine Opertion Mnul Product Code 885V55 GETTING READY EMBROIDERY APPENDIX Be sure to red this document efore using the mchine. We recommend tht you keep this document nery for
More informationSeparation Constraint Partitioning  A New Algorithm for Partitioning. Nonstrict Programs into Sequential Threads. David E. Culler, Seth C.
Seprtion Constrint Prtitioning  A New Algorithm or Prtitioning Nonstrict Progrms into Sequentil Threds Klus E. Schuser Deprtment o Computer Science Universit o Cliorni, Snt Brr Snt Brr, CA 93106 schuser@cs.ucs.edu
More information10.4 AREAS AND LENGTHS IN POLAR COORDINATES
65 CHAPTER PARAMETRIC EQUATINS AND PLAR CRDINATES.4 AREAS AND LENGTHS IN PLAR CRDINATES In this section we develop the formul for the re of region whose oundry is given y polr eqution. We need to use the
More informationLecture 20. Intro to line integrals. Dan Nichols MATH 233, Spring 2018 University of Massachusetts.
Lecture 2 Intro to line integrls Dn Nichols nichols@mth.umss.edu MATH 233, Spring 218 University of Msschusetts April 12, 218 (2) onservtive vector fields We wnt to determine if F P (x, y), Q(x, y) is
More informationREVIEW, pages
REVIEW, pges 510 515 6.1 1. Point P(10, 4) is on the terminl rm of n ngle u in stndrd position. ) Determine the distnce of P from the origin. The distnce of P from the origin is r. r x 2 y 2 Substitute:
More informationMagnetic monopole field exposed by electrons
Mgnetic monopole field exposed y electrons A. Béché, R. Vn Boxem, G. Vn Tendeloo, nd J. Vereeck EMAT, University of Antwerp, Groenenorgerln 171, 22 Antwerp, Belgium Opticl xis Opticl xis Needle Smple Needle
More informationMATH 118 PROBLEM SET 6
MATH 118 PROBLEM SET 6 WASEEM LUTFI, GABRIEL MATSON, AND AMY PIRCHER Section 1 #16: Show tht if is qudrtic residue modulo m, nd b 1 (mod m, then b is lso qudrtic residue Then rove tht the roduct of the
More informationColor gamut reduction techniques for printing with custom inks
Color gmut reduction techniques for printing with custom inks Sylvin M. CHOSSON *, Roger D. HERSCH * Ecole Polytechnique Fédérle de usnne (EPF) STRCT Printing with custom inks is of interest oth for rtistic
More informationSection 6.1 Law of Sines. Notes. Oblique Triangles  triangles that have no right angles. A c. A is acute. A is obtuse
Setion 6.1 Lw of Sines Notes. Olique Tringles  tringles tht hve no right ngles h is ute h is otuse Lw of Sines  If is tringle with sides,, nd, then sin = sin = sin or sin = sin = sin The miguous se (SS)
More informationMake Your Math Super Powered
Mke Your Mth Super Powered: Use Gmes, Chllenges, nd Puzzles Where s the fun? Lern Mth Workshop model by prticipting in one nd explore fun nocost/lowcost gmes nd puzzles tht you cn esily bring into your
More informationLogic Design of Elementary Functional Operators in Quaternary Algebra
Interntionl Journl of Computer Theory nd Engineering, Vol. 8, No. 3, June 206 Logic Design of Elementry unctionl Opertors in Quternry Alger Asif iyz, Srh Nhr Chowdhury, nd Khndkr Mohmmd Ishtik Astrct Multivlued
More informationDiffraction and Interference. 6.1 Diffraction. Diffraction grating. Diffraction grating. Question. Use of a diffraction grating in a spectrometer
irction nd Intererence 6.1 irction irction grting Circulr dirction irction nd intererence re similr phenomen. Intererence is the eect o superposition o 2 coherent wves. irction is the superposition o mny
More informationElectrical data Nominal voltage AC/DC 24 V Nominal voltage frequency
echnicl dt sheet RF24MFO Communictive rotry ctutor with emergency control function for ll vlves Nominl torque 2.5 Nm Nominl voltge AC/DC 24 V Control Modulting DC ()2...1 V Position feedck DC 2...1 V
More informationMEASURE THE CHARACTERISTIC CURVES RELEVANT TO AN NPN TRANSISTOR
Electricity Electronics Bipolr Trnsistors MEASURE THE HARATERISTI URVES RELEVANT TO AN NPN TRANSISTOR Mesure the input chrcteristic, i.e. the bse current IB s function of the bse emitter voltge UBE. Mesure
More informationSynchronous Generator Line Synchronization
Synchronous Genertor Line Synchroniztion 1 Synchronous Genertor Line Synchroniztion Introduction One issue in power genertion is synchronous genertor strting. Typiclly, synchronous genertor is connected
More informationProposed Cable Tables for SAS2
Tle 50 Requirements for internl le ssemlies using SASDrive onnetors n kplnes. Requirement, Units 1,5 Gps 3Gps 6 Gps Bulk le or kplne:, Differentil impene ohm 100 ± 10 100 g Commonmoe impene ohm 32,5 ±
More informationHigh Speed OnChip Interconnects: Trade offs in Passive Termination
High Speed OnChip Interconnects: Trde offs in Pssive Termintion Rj Prihr University of Rochester, NY, USA prihr@ece.rochester.edu Abstrct In this pper, severl pssive termintion schemes for high speed
More information