40 B Kh 10Kh 100Kh 1.0Mh 10Mh 100Mh 1.0Gh
|
|
- Maud Harper
- 5 years ago
- Views:
Transcription
1 Transistor-Only Band-Pass Filters with High Q Factor Andrzej Kie lbasinski Institute of Electronics Technical University of Koszalin ul. Partyzantow 17, Koszalin, Poland tel ext. 245 fax ak@man.koszalin.pl, March 24, 1997 Abstract The concept of two lumped-distributed RC band-pass lters with a high Q factor realized in the transistor-only lters domain is presented. A simple example of VLSI CMOS implementation of such lters is proposed. Both circuits are based on a dierential amplier with a unity gain and a simple lumped-distributed RC notch lter. The schems are obtained using the complementary transformation. The analysis results are presented. 1
2 1 Introduction Over 10 years ago Khoury, Tsividis and Banu [1] used a single enhancement MOS transistor as a tunable distributed RC low-pass lter. They noticed, that a MOS transistor operated in the strong inversion non-saturated region with bias V DS = 0 has similar properties to the uniform distributed RC line. Such a discovery was a return to the theory of distributed RC lines, very well-known for the 60's. A MOS transistor as a distributed RC line has several advantages. The main advantage is the tunability of the time-constant. The distributed capacitance of the thin oxide in a MOSFET is constant, but the channel distributed resistance can be tuned by the voltage V GS. In the classical distributed RC lines there was a lack of control of the time-constant. The theory of distributed and lumped-distributed circuits is more complex then the theory of lumped circuits, so currently, these rst are little forgotten. In [3] professor Y. Tsividis has realized a simple four transistor low-pass lter, consisted of a single MOSFET working as a distributed RC line and a source follower. The source follower is a bias circuitry for the long distributed MOSFET, and can be used as an amplier like in well-known distributed RC active lters [15]. Such selective circuits Tsividis named Transistor-Only Filters. He has proved, that they occupy small chip area, require very low power and can be realized for very high frequencies. There are several schemes of simple transistor-only low-pass and high-pass lters [3, 8, 10, 11, 12, 13, 14]. In [8] is presented also a transistor-only version of the Renze's band-pass distributed RC active lter. In [17] the concept of the transistor-only notch lumped-distributed RC lter was introduced. The notch lter can be used to realize a band-pass active lter with high Q factor. In the next section the idea of the notch 2
3 lumped-distributed RC lter is reminded and two band-pass lumped-distributed RC active lters are introduced. 2 Band-pass lumped-distributed RC active lters A very important element for lumped-distributed RC active lters is a notch lter [17]. It allows a simple realization of lters with conjugate zeros of the transfer function on the imaginary axis as well as band-pass lters with high Q factor. From the theory of distributed lters we know, that the network of Figure 1 realizes a selective band-rejection lter. Figure 1: Lumped-distributed notch rejection lter A voltage-transfer function of the notch network shown in Figure 1 has the following form: v out (s) v in (s) = R R 1 + p src sinh( p src) R R 1 cosh( p src) + p src sinh( p src) (1) The dominant complex conjugate zeros of the transfer function lie on the imaginary axis for the value = R=R 1 17:78, while the imaginary part of the zeros can be expressed as 2f 0 11:19=RC, where f 0 is a frequency of the maximum attenuation. The most important application of the notch network was in conjunction with an operational amplier to provide an amplier with a narrow band. The notch rejection lter characteristic is inverted in the feedback of the operational amplier. In Figure 2(a) 3
4 a band-pass lumped-distributed RC active lter with operational amplier is shown. If the gain of the operational amplier A is suciently high, then the transfer function of the band-pass lter has the following form: R v out (s) v in (s) = R 1 cosh( p src) + p src sinh( p src) R R 1 + p src sinh( p src) (2) and is simply the inversion of the notch network transfer function. Figure 2: Lumped-distributed band-pass RC active lters 1: (a) with an operational amplier A! 1 (b) with a unity gain amplier a! 1 The operational amplier has a limited gain and is a little complex, so the band-pass lter shown in Figure 2(a) is not ecient for very high frequencies. Basing on the complementary transformation [18, 19] the band-pass lter of Figure 2(a) can be transformed into the circuit as shown in Figure 2(b). Transmittances of these two lters are the same, if the gain of the amplier in Figure 2(b) is equal to a = A=(A + 1). It means that if A! 1 then a! 1. The band-pass lter 1 shown in Figure 2(b) is the rst band-pass lter proposed in this paper. In Figure 3, frequency responses of band-pass lter 1 for the gain a = 0.999, 0.99, 0.95, 0.90 are shown. We can see that Q factor can be tuned by the gain a. This is one way of Q factor tuning. Q factor can be tuned also by the coecient = R=R1. In the classical theory of lumped-distributed RC active lters, another band-pass lter 4
5 with a high-gain operational amplier is known. The scheme of this lter is shown in Figure 4(a). The same way, using the complementary transformation [18] we can transform 60 A 40 B C 20 D Kh 10Kh 100Kh 1.0Mh 10Mh 100Mh 1.0Gh Figure 3: Theoretical frequency responses of the band-pass lter 1 for A) a = 0:999, B) a = 0:99, C) a = 0:95, D) a = 0:90 Figure 4: Lumped-distributed band-pass RC active lters 2: (a) with an operational amplier A! 1 (b) with a unity gain amplier a! 1 the band-pass lter of Figure 4(a) into the band-pass lter 2 shown in Figure 4(b). The transfer function of these band-pass lters has a form: v out (s) v in (s) = R R 1 (cosh( p src)? 1) R R 1 + p src sinh( p src) (3) 5
6 The denominator of these transmittance is the same as in the transfer function of the band-pass lter 1. Notice also, that the schemes in Figures 2 and 4 are very similar. 60 A 40 B 20 C -0 D Kh 10Kh 100Kh 1.0Mh 10Mh 100Mh 1.0Gh Figure 5: Theoretical frequency responses of the band-pass lter 2 for A) a = 0:999, B) a = 0:99, C) a = 0:95, D) a = 0:90 In Figure 5 frequency responses of band-pass lter 2 for the gain a = 0.999, 0.99, 0.95, 0.90 are shown. We can see that frequency responses of the band-pass lter 2 are more selective then frequency responses of the band-pass lter 1. In the next section a CMOS implementation of both band-pass lters are presented. 3 CMOS implementation of band-pass lters with a unity gain amplier A simple CMOS dierential pair can be used as a unity gain amplier in band-pass lters of Figure 2(b) and 4(b). The rst proposal of CMOS implementation of both band-pass lters is shown in Figure 6 (a) and (b). Both lters consist of a dierential pair M 1 -M 2 6
7 with a current source M 5 -M 6. Transistors M 3 and M 4 connected as diodes form an active load. Figure 6: Transistor-only version of lumped-distributed RC active lters: (a) band-pass 1, (b) band-pass 2 Transistor M 7 is working as a uniform distributed RC line. Its gate is connected to the output of the dierential pair, which is also a bias circuitry for M 7. The time constant RC of M 7 can be tuned by voltage V dd. The output resistance of the dierential pair at node 1 used as the lumped resistance R 1 can be tuned by current I r. The gain jv out =v in j of the dierential pair shown in Fugure 6 is independent of the current I r, but it cannot be tuned. It should be near 1 to obtain high Q factor. The output resistance of the dierential pair at node 1 is equal to: R 1 1 g m3 = 1 K P p (W=L) 3 (V SG3? jv T p j) (4) 7
8 where K P p is a transconductance parameter of the pmosfet and V T p is a treashold voltage of the pmosfet. Voltage V SG3 is determined by the current I r and can be expressed by a formula: V SG3 = s I r K P p (W=L) 3 + jv T p j (5) The current I r can be used for independent tuning of R 1. The channel resistance of the M 7 is equal to: R = 1 K P n (W=L) 7 (V GS7? V T n ) (6) where K P n is a transconductance parameter of the nmosfet and V T n is a treashold voltage of the nmosfet. The voltage V GS7 = V dd? V SG3 can change the time constant RC, but it depends on both I r and V dd. As we can see the independent tuning of the time constant RC and the coecient R=R 1 is impossible in these circuits. However, setting of the central frequency and the Q factor is possible. Both lters have been designed in cmn16 standard CMOS 1.6 m technology from VLSI Technology Inc., using the COMPASS Design Automation tools. The channel width to length ratios of transistors M 1 -M 6 are the same and are equal to (W=L) 1?6 = 4=4, where = 0:8 m is a technology unit. The channel width to length ratio of transistor M 7 is (W=L) 7 = 200=20. Frequency responses of both lters are shown in Figure 7 and in Figure 8. In all simulations of the band-pass lters, in the SPICE netlist, transistor M 5 has been changed by a chain of twenty short MOS channels, like in [16]. The SPICE model without overlap capacitances has been used for these short channels. 8
9 60 B A C Kh 100Kh 1.0Mh 10Mh 100Mh Figure 7: Frequency responses of the band-pass lter 1 for constant I r = 60 A, for dierent V dd : A) V dd = 3:55 V, B) V dd = 3:625 V, C) V dd = 3:70 V 60 B A C Kh 100Kh 1.0Mh 10Mh 100Mh Figure 8: Frequency responses of the band-pass lter 2 for constant I r = 60 A, for dierent V dd : A) V dd = 3:55 V, B) V dd = 3:625 V, C) V dd = 3:70 V 9
10 4 Conclusion Two band-pass lters with high Q factor consisted of a unity gain dierential amplier and a simple notch lter have been introduced. The simple CMOS transistor-only implementation of these lters has been proposed. The simulation results proved theoretical concept. For practical realization better unity gain dierential amplier must be investigated. It have to be accurate for independent tuning of the gain, the time constant RC, and the coecient = R=R1. References [1] J. Khoury, Y. P. Tsividis, and M. Banu, \Use of MOS transistor as a tunable distributed RC lter-element", Electronics Letters, vol. 20, pp , Nov [2] M. Bagheri, and Y. P. Tsividis, \A Small-signal dc-to-high-frequency non-quasistatic model for the four-terminal MOSFET valid in all regions of operation", IEEE Transactions on Electron Devices, vol. ED-32, pp , Nov [3] Y. P. Tsividis, \Minimal transistor-only micropower integrated VHF active lter", Electronics Letters, vol. 23, pp , Jul [4] Y. P. Tsividis, \The transistor in a box puzzle", IEEE Circuits and Devices Magazine, vol. 4, p. 62, Jan. 1988, and pp , May [5] J. Khoury and Y. P. Tsividis, \Synthesis of arbitrary rational transfer functions in s using uniform distributed RC active circuits", IEEE Transactions on Circuits and Systems, vol. 37, no. 4, pp , April
11 [6] L. J. Pu and Y. P. Tsividis, \Small-signal parameters and thermal noise of the fourterminal MOSFET at very high frequencies", Solid-State Electronics, vol. 33, pp , May [7] L. J. Pu and Y. P. Tsividis, \Harmonic distortion of the four-terminal MOSFET in non-quasistatic operation", Proc. Inst. Elec. Eng., pt. G, vol. 137, pp , May [8] Lih-Jiuan Pu, Y. P. Tsividis, \Transistor-only frequency-selective circuits", IEEE Journal of Solid-State Circuits, vol. 25, no. 3, pp , Jun [9] R. P. Jindal, \Giga hertz band high gain low noise AGC ampliers in ne line NMOS", IEEE J. Solid-State Circuits, vol. SC-22, pp , [10] R. P. Jindal, \Low-Pass Distributed RC Filter Using an MOS Transistor with Near Zero Phase Shift at High Frequencies", IEEE Transactions on Circuits and Systems, vol. 36, pp , Aug [11] W. Li and E. I. El-Masry, \Distributed MOSFET high-pass lters", IEEE Transactions on Circuits and Systems, vol. 39, no. 3, pp , Mar [12] W. Li, \A transistor-only high-pass lter with adjustable Q factor", IEEE Transactions on Circuits and Systems, vol. 40, no. 2, pp , Feb [13] W. Li, \A transistor-only low-pass lter with adjustable bias and small phase shift at high frequencies", IEEE Journal of Solid-State Circuits, vol. 28, no.5, pp , May
12 [14] W. Li, \Transistor-only low-pass and high-pass lters", Ph. D. dissertation, Technical University of Nova Scotia, NS, Canada, Sep [15] M. Ghausi and J. Kelly, \Introduction to Distributed-Parameter Networks", New York: Holt, Reinhart, and Winston, [16] Y. P. Tsividis, \Operation and Modeling of the MOS Transistor", New York: Mc- Graw Hill, [17] A. Guzinski, A. Kie lbasinski, \Novel Notch Filter in Transistor-Only Filters Domain", Proceedings of the Third IEEE International Conference on Electronics, Circuits, and Systems, October 13-16, 1996, Rodos, Greece, Vol. 1, pp [18] N. Fliege, \Complementary Transformation of Feedback Systems", Proceedings of IEEE ISCAS, Los Angeles, USA, April 18-21, 1972, pp [19] A. Guzinski, M. Guzinski, Z. J. Staszak, \Eective Transformation of Voltage-Mode circuits into Current-Mode Ones", Proceedings of XVI-th National Conference Circuit Theory and Electronic Circuits, Ko lobrzeg, Poland, October 26-28,
System on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 4: Filters Filters General Theory Continuous Time Filters Background Filters are used to separate signals in the frequency domain, e.g. remove noise, tune
More informationUltra-Low-Voltage Floating-Gate Transconductance Amplifiers
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 48, NO. 1, JANUARY 2001 37 Ultra-Low-Voltage Floating-Gate Transconductance Amplifiers Yngvar Berg, Tor S. Lande,
More informationMicroelectronics Circuit Analysis and Design
Microelectronics Circuit Analysis and Design Donald A. Neamen Chapter 3 The Field Effect Transistor Neamen Microelectronics, 4e Chapter 3-1 In this chapter, we will: Study and understand the operation
More informationDepletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET
Ch. 13 MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor : I D D-mode E-mode V g The gate oxide is made of dielectric SiO 2 with e = 3.9 Depletion-mode operation ( 공핍형 ): Using an input gate voltage
More informationFOR applications such as implantable cardiac pacemakers,
1576 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 10, OCTOBER 1997 Low-Power MOS Integrated Filter with Transconductors with Spoilt Current Sources M. van de Gevel, J. C. Kuenen, J. Davidse, and
More informationMicroelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013
Microelectronics Circuit Analysis and Design Donald A. Neamen Chapter 3 The Field Effect Transistor In this chapter, we will: Study and understand the operation and characteristics of the various types
More informationTransconductance Amplifier Structures With Very Small Transconductances: A Comparative Design Approach
770 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 6, JUNE 2002 Transconductance Amplifier Structures With Very Small Transconductances: A Comparative Design Approach Anand Veeravalli, Student Member,
More informationDevice Technology( Part 2 ): CMOS IC Technologies
1 Device Technology( Part 2 ): CMOS IC Technologies Chapter 3 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Saroj Kumar Patra, Department of Electronics and Telecommunication, Norwegian
More informationMetal Oxide Semiconductor Field-Effect Transistors (MOSFETs)
Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs) Device Structure N-Channel MOSFET Providing electrons Pulling electrons (makes current flow) + + + Apply positive voltage to gate: Drives away
More informationINTRODUCTION TO ELECTRONICS EHB 222E
INTRODUCTION TO ELECTRONICS EHB 222E MOS Field Effect Transistors (MOSFETS II) MOSFETS 1/ INTRODUCTION TO ELECTRONICS 1 MOSFETS Amplifiers Cut off when v GS < V t v DS decreases starting point A, once
More informationLow Voltage SC Circuit Design with Low - V t MOSFETs
Low Voltage SC Circuit Design with Low - V t MOSFETs Seyfi S. azarjani and W. Martin Snelgrove Department of Electronics, Carleton University, Ottawa Canada K1S-56 Tel: (613)763-8473, E-mail: seyfi@doe.carleton.ca
More informationA New Model for Thermal Channel Noise of Deep-Submicron MOSFETS and its Application in RF-CMOS Design
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 5, MAY 2001 831 A New Model for Thermal Channel Noise of Deep-Submicron MOSFETS and its Application in RF-CMOS Design Gerhard Knoblinger, Member, IEEE,
More informationSeparation and Extraction of Short-Circuit Power Consumption in Digital CMOS VLSI Circuits
Separation and Extraction of Short-Circuit Power Consumption in Digital CMOS VLSI Circuits Atila Alvandpour, Per Larsson-Edefors, and Christer Svensson Div of Electronic Devices, Dept of Physics, Linköping
More informationA Low-Power 12 Transistor Full Adder Design using 3 Transistor XOR Gates
A Low-Power 12 Transistor Full Adder Design using 3 Transistor XOR Gates Anil Kumar 1 Kuldeep Singh 2 Student Assistant Professor Department of Electronics and Communication Engineering Guru Jambheshwar
More informationRail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation
Rail-To-Rail Op-Amp Design with Negative Miller Capacitance Compensation Muhaned Zaidi, Ian Grout, Abu Khari bin A ain Abstract In this paper, a two-stage op-amp design is considered using both Miller
More informationDevice Technologies. Yau - 1
Device Technologies Yau - 1 Objectives After studying the material in this chapter, you will be able to: 1. Identify differences between analog and digital devices and passive and active components. Explain
More informationPaul M. Furth and Andreas G. Andreou. The Johns Hopkins University We ignore the eect of a non-zero drain conductance
Transconductors in Subthreshold CMOS Paul M. Furth and Andreas G. Andreou Department of Electrical and Computer Engineering The Johns Hopkins University Baltimore, MD 228 Abstract Four schemes for linearizing
More informationA 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.6, NO.4, DECEMBER, 2006 281 A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration Tae-Geun Yu, Seong-Ik Cho, and Hang-Geun Jeong
More informationPROCESS and environment parameter variations in scaled
1078 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 10, OCTOBER 2006 Reversed Temperature-Dependent Propagation Delay Characteristics in Nanometer CMOS Circuits Ranjith Kumar
More informationIndex. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10
Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar
More informationImproved Linearity CMOS Multifunctional Structure for VLSI Applications
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 10, Number 2, 2007, 157 165 Improved Linearity CMOS Multifunctional Structure for VLSI Applications C. POPA Faculty of Electronics, Telecommunications
More informationADVANCES in CMOS technology have led to aggressive
1972 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 9, SEPTEMBER 2005 A 0.8-V Accurately Tuned Linear Continuous-Time Filter Gowtham Vemulapalli, Pavan Kumar Hanumolu, Student Member, IEEE, Youn-Jae
More informationA Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier
A Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier Kehul A. Shah 1, N.M.Devashrayee 2 1(Associative Prof., Department of Electronics and Communication,
More informationALow Voltage Wide-Input-Range Bulk-Input CMOS OTA
Analog Integrated Circuits and Signal Processing, 43, 127 136, 2005 c 2005 Springer Science + Business Media, Inc. Manufactured in The Netherlands. ALow Voltage Wide-Input-Range Bulk-Input CMOS OTA IVAN
More informationNovel MOS-C oscillators using the current feedback op-amp
INT. J. ELECTRONICS, 2000, VOL. 87, NO. 3, 269± 280 Novel MOS-C oscillators using the current feedback op-amp SOLIMAN A. MAHMOUDy and AHMED M. SOLIMANyz Three new MOS-C oscillators using the current feedback
More informationEE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 7-1 Simplest Model of MOSFET (from EE16B) 7-2 CMOS Inverter 7-3 CMOS NAND
More information444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407
Index A Accuracy active resistor structures, 46, 323, 328, 329, 341, 344, 360 computational circuits, 171 differential amplifiers, 30, 31 exponential circuits, 285, 291, 292 multifunctional structures,
More informationECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers
ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic
More informationA new class AB folded-cascode operational amplifier
A new class AB folded-cascode operational amplifier Mohammad Yavari a) Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran a) myavari@aut.ac.ir
More informationDesign cycle for MEMS
Design cycle for MEMS Design cycle for ICs IC Process Selection nmos CMOS BiCMOS ECL for logic for I/O and driver circuit for critical high speed parts of the system The Real Estate of a Wafer MOS Transistor
More informationISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8
ISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8 10.8 10Gb/s Limiting Amplifier and Laser/Modulator Driver in 0.18µm CMOS Technology Sherif Galal, Behzad Razavi Electrical Engineering
More informationChapter 13: Introduction to Switched- Capacitor Circuits
Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor
More informationDesign and Analysis of High Gain Differential Amplifier Using Various Topologies
Design and Analysis of High Gain Amplifier Using Various Topologies SAMARLA.SHILPA 1, J SRILATHA 2 1Assistant Professor, Dept of Electronics and Communication Engineering, NNRG, Ghatkesar, Hyderabad, India.
More informationd. Why do circuit designers like to use feedback when they make amplifiers? Give at least two reasons.
EECS105 Final 5/12/10 Name SID 1 /20 2 /30 3 /20 4 /20 5 /30 6 /40 7 /20 8 /20 Total 1. Give a short answer to each question a. Your friend from Stanford says that he has designed a three-stage high gain
More informationNOVEL OSCILLATORS IN SUBTHRESHOLD REGIME
NOVEL OSCILLATORS IN SUBTHRESHOLD REGIME Neeta Pandey 1, Kirti Gupta 2, Rajeshwari Pandey 3, Rishi Pandey 4, Tanvi Mittal 5 1, 2,3,4,5 Department of Electronics and Communication Engineering, Delhi Technological
More informationMicroelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits
Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational
More informationQUESTION BANK for Analog Electronics 4EC111 *
OpenStax-CNX module: m54983 1 QUESTION BANK for Analog Electronics 4EC111 * Bijay_Kumar Sharma This work is produced by OpenStax-CNX and licensed under the Creative Commons Attribution License 4.0 Abstract
More informationCHAPTER 3 CMOS LOW NOISE AMPLIFIERS
46 CHAPTER 3 CMOS LOW NOISE AMPLIFIERS 3.1 INTRODUCTION The Low Noise Amplifier (LNA) plays an important role in the receiver design. LNA serves as the first block in the RF receiver. It is a critical
More informationNegative high voltage DC-DC converter using a New Cross-coupled Structure
Negative high voltage DC-DC converter using a New Cross-coupled Structure Jun Zhao 1, Kyung Ki Kim 2 and Yong-Bin Kim 3 1 Marvell Technology, USA 2 Department of Electronic Engineering, Daegu University,
More informationDESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2
ISSN 2277-2685 IJESR/October 2014/ Vol-4/Issue-10/682-687 Thota Keerthi et al./ International Journal of Engineering & Science Research DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN
More informationLOW-POWER design is one of the most critical issues
176 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 2, FEBRUARY 2007 A Novel Low-Power Logic Circuit Design Scheme Janusz A. Starzyk, Senior Member, IEEE, and Haibo He, Member,
More informationLow Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation
Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation Maryam Borhani, Farhad Razaghian Abstract A design for a rail-to-rail input and output operational amplifier is introduced.
More information(ESC) , 49 51, 53 54, 59, 155, 161 error amplifier (EA) 53, 56 59, , , 239, 262 ESR, see equivalent series
Index AC DC converters 5, 226, 234, 237 conventional 235, 238 AC DC direct converters, nonisolated 226 227, 229, 231, 233 ACLR, see adjacent channel leakage ratio adjacent channel leakage ratio (ACLR)
More informationLow-voltage high dynamic range CMOS exponential function generator
Applied mathematics in Engineering, Management and Technology 3() 015:50-56 Low-voltage high dynamic range CMOS exponential function generator Behzad Ghanavati Department of Electrical Engineering, College
More informationUltra Low Power Multistandard G m -C Filter for Biomedical Applications
Volume-7, Issue-5, September-October 2017 International Journal of Engineering and Management Research Page Number: 105-109 Ultra Low Power Multistandard G m -C Filter for Biomedical Applications Rangisetti
More informationClass-AB Low-Voltage CMOS Unity-Gain Buffers
Class-AB Low-Voltage CMOS Unity-Gain Buffers Mariano Jimenez, Antonio Torralba, Ramón G. Carvajal and J. Ramírez-Angulo Abstract Class-AB circuits, which are able to deal with currents several orders of
More informationUNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press
UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth
More informationCHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS
70 CHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS A novel approach of full adder and multipliers circuits using Complementary Pass Transistor
More informationECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers
ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background
More informationLow Power Realization of Subthreshold Digital Logic Circuits using Body Bias Technique
Indian Journal of Science and Technology, Vol 9(5), DOI: 1017485/ijst/2016/v9i5/87178, Februaru 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Low Power Realization of Subthreshold Digital Logic
More informationMetal-Oxide-Silicon (MOS) devices PMOS. n-type
Metal-Oxide-Silicon (MOS devices Principle of MOS Field Effect Transistor transistor operation Metal (poly gate on oxide between source and drain Source and drain implants of opposite type to substrate.
More informationLow-Voltage Wide Linear Range Tunable Operational Transconductance Amplifier
Low-Voltage Wide Linear Range Tunable Operational Transconductance Amplifier A dissertation submitted in partial fulfillment of the requirement for the award of degree of Master of Technology in VLSI Design
More informationDESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT
DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore
More informationOutput Waveform Evaluation of Basic Pass Transistor Structure*
Output Waveform Evaluation of Basic Pass Transistor Structure* S. Nikolaidis, H. Pournara, and A. Chatzigeorgiou Department of Physics, Aristotle University of Thessaloniki Department of Applied Informatics,
More informationSolid State Devices & Circuits. 18. Advanced Techniques
ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular
More informationA Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1
IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 01, 2014 ISSN (online): 2321-0613 A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power
More informationGechstudentszone.wordpress.com
UNIT 4: Small Signal Analysis of Amplifiers 4.1 Basic FET Amplifiers In the last chapter, we described the operation of the FET, in particular the MOSFET, and analyzed and designed the dc response of circuits
More informationANALYTICAL ESTIMATION OF PROPAGATION DELAY AND SHORT-CIRCUIT POWER DISSIPATION IN CMOS GATES
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS Int. J. Circ. ¹heor. Appl., 27, 375}392 (1999) ANALYTICAL ESTIMATION OF PROPAGATION DELAY AND SHORT-CIRCUIT POWER DISSIPATION IN CMOS GATES S. NIKOLAIDIS
More informationDesign Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage
Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage Sadeque Reza Khan Department of Electronic and Communication Engineering, National
More informationC H A P T E R 5. Amplifier Design
C H A P T E 5 Amplifier Design The Common-Source Amplifier v 0 = r ( g mvgs )( D 0 ) A v0 = g m r ( D 0 ) Performing the analysis directly on the circuit diagram with the MOSFET model used implicitly.
More informationIndex. bias current, 61, 145 critical, 61, 64, 108, 161 start-up, 109 bilinear function, 11, 43, 167
Bibliography 1. W. G. Cady. Method of Maintaining Electric Currents of Constant Frequency, US patent 1,472,583, filed May 28, 1921, issued Oct. 30, 1923. 2. G. W. Pierce, Piezoelectric Crystal Resonators
More informationMOSFET flicker or noise has been extensively studied
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 51, NO. 10, OCTOBER 2004 1909 Consistent Noise Models for Analysis and Design of CMOS Circuits Alfredo Arnaud and Carlos Galup-Montoro,
More informationAn Analog Phase-Locked Loop
1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential
More informationAdvanced Materials Manufacturing & Characterization. Active Filter Design using Bulk Driven Operational Transconductance Amplifier Topology
Advanced Materials Manufacturing & Characterization Vol 3 Issue 1 (2013) Advanced Materials Manufacturing & Characterization journal home page: www.ijammc-griet.com Active Filter Design using Bulk Driven
More informationCHAPTER 1 INTRODUCTION
CHAPTER 1 INTRODUCTION 1.1 Historical Background Recent advances in Very Large Scale Integration (VLSI) technologies have made possible the realization of complete systems on a single chip. Since complete
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationWITH the growth of data communication in internet, high
136 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 2, FEBRUARY 2008 A 0.18-m CMOS 1.25-Gbps Automatic-Gain-Control Amplifier I.-Hsin Wang, Student Member, IEEE, and Shen-Iuan
More informationIntroduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)
Microelectronic Circuits Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 1 MOSFET Construction MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 2
More informationA Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation
2017 International Conference on Electronic, Control, Automation and Mechanical Engineering (ECAME 2017) ISBN: 978-1-60595-523-0 A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement
More informationField Effect Transistors
Field Effect Transistors LECTURE NO. - 41 Field Effect Transistors www.mycsvtunotes.in JFET MOSFET CMOS Field Effect transistors - FETs First, why are we using still another transistor? BJTs had a small
More information8. Characteristics of Field Effect Transistor (MOSFET)
1 8. Characteristics of Field Effect Transistor (MOSFET) 8.1. Objectives The purpose of this experiment is to measure input and output characteristics of n-channel and p- channel field effect transistors
More informationLow-Voltage Low-Power Switched-Current Circuits and Systems
Low-Voltage Low-Power Switched-Current Circuits and Systems Nianxiong Tan and Sven Eriksson Dept. of Electrical Engineering Linköping University S-581 83 Linköping, Sweden Abstract This paper presents
More information[Vivekanand*, 4.(12): December, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY DESIGN AND IMPLEMENTATION OF HIGH RELIABLE 6T SRAM CELL V.Vivekanand*, P.Aditya, P.Pavan Kumar * Electronics and Communication
More informationWHILE numerous CMOS operational transconductance
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 55, NO. 11, DECEMBER 2008 3373 Feedforward-Regulated Cascode OTA for Gigahertz Applications You Zheng, Student Member, IEEE, and Carlos
More informationDue to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible
A Forward-Body-Bias Tuned 450MHz Gm-C 3 rd -Order Low-Pass Filter in 28nm UTBB FD-SOI with >1dBVp IIP3 over a 0.7-to-1V Supply Joeri Lechevallier 1,2, Remko Struiksma 1, Hani Sherry 2, Andreia Cathelin
More informationDocument Version Publisher s PDF, also known as Version of Record (includes final page, issue and volume numbers)
A 2V Iductorless Receiver Front-End for Multi-Standard Wireless Applications Vidojkovic, V; Sanduleanu, MAT; van der Tang, JD; Baltus, PGM; van Roermund, AHM Published in: IEEE Radio and Wireless Symposium,
More informationLinearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier
Linearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier Jaehyuk Yoon* (corresponding author) School of Electronic Engineering, College of Information Technology,
More informationEffect of Current Feedback Operational Amplifiers using BJT and CMOS
Effect of Current Feedback Operational Amplifiers using BJT and CMOS 1 Ravi Khemchandani ; 2 Ashish Nipane Singh & 3 Hitesh Khanna Research Scholar in Dronacharya College of Engineering Gurgaon Abstract
More informationDesign of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications
Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications Prema Kumar. G Shravan Kudikala Casest, School Of Physics Casest, School Of Physics University Of Hyderabad
More information220 S. MAHESHWARI AND I. A. KHAN 2 DEVICE PROPOSED The already reported CDBA is characterized by the following port relationship [7]. V p V n 0, I z I
Active and Passive Electronic Components December 2004, No. 4, pp. 219±227 CURRENT-CONTROLLED CURRENT DIFFERENCING BUFFERED AMPLIFIER: IMPLEMENTATION AND APPLICATIONS SUDHANSHU MAHESHWARI* and IQBAL A.
More informationBJT Amplifier. Superposition principle (linear amplifier)
BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited
More informationMOS Field Effect Transistors
MOS Field Effect Transistors A gate contact gate interconnect n polysilicon gate source contacts W active area (thin oxide area) polysilicon gate contact metal interconnect drain contacts A bulk contact
More informationECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor
More informationDesign and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.
Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.Nagabhushan #2 #1 M.Tech student, Dept. of ECE. M.S.R.I.T, Bangalore, INDIA #2 Asst.
More informationPOWER-MANAGEMENT circuits are becoming more important
174 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 58, NO. 3, MARCH 2011 Dynamic Bias-Current Boosting Technique for Ultralow-Power Low-Dropout Regulator in Biomedical Applications
More informationLow voltage, low power, bulk-driven amplifier
University of Arkansas, Fayetteville ScholarWorks@UARK Electrical Engineering Undergraduate Honors Theses Electrical Engineering 5-2009 Low voltage, low power, bulk-driven amplifier Shama Huda University
More informationBasic distortion definitions
Conclusions The push-pull second-generation current-conveyor realised with a complementary bipolar integration technology is probably the most appropriate choice as a building block for low-distortion
More informationChapter 1. Introduction
EECS3611 Analog Integrated Circuit esign Chapter 1 Introduction EECS3611 Analog Integrated Circuit esign Instructor: Prof. Ebrahim Ghafar-Zadeh, Prof. Peter Lian email: egz@cse.yorku.ca peterlian@cse.yorku.ca
More informationComparative Analysis of Compensation Techniques for improving PSRR of an OPAMP
Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP 1 Pathak Jay, 2 Sanjay Kumar M.Tech VLSI and Embedded System Design, Department of School of Electronics, KIIT University,
More informationEE301 Electronics I , Fall
EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials
More informationSOLIMAN A. MAHMOUD Department of Electrical Engineering, Faculty of Engineering, Cairo University, Fayoum, Egypt
Journal of Circuits, Systems, and Computers Vol. 14, No. 4 (2005) 667 684 c World Scientific Publishing Company DIGITALLY CONTROLLED CMOS BALANCED OUTPUT TRANSCONDUCTOR AND APPLICATION TO VARIABLE GAIN
More informationELEC Digital Logic Circuits Fall 2015 Delay and Power
ELEC - Digital Logic Circuits Fall 5 Delay and Power Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering Auburn University, Auburn, AL 36849 http://www.eng.auburn.edu/~vagrawal
More informationDigital Electronics. Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region. Positive Logic.
Digital Electronics Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region Positive Logic Logic 1 Negative Logic Logic 0 Voltage Transition Region Transition
More informationISSN (PRINT): , (ONLINE): , VOLUME-3, ISSUE-8,
DESIGN OF SEQUENTIAL CIRCUITS USING MULTI-VALUED LOGIC BASED ON QDGFET Chetan T. Bulbule 1, S. S. Narkhede 2 Department of E&TC PICT Pune India chetanbulbule7@gmail.com 1, ssn_pict@yahoo.com 2 Abstract
More informationDesign & Analysis of Low Power Full Adder
1174 Design & Analysis of Low Power Full Adder Sana Fazal 1, Mohd Ahmer 2 1 Electronics & communication Engineering Integral University, Lucknow 2 Electronics & communication Engineering Integral University,
More informationNEW WIRELESS applications are emerging where
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,
More informationConduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor
Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris,
More informationTopic 2. Basic MOS theory & SPICE simulation
Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris, Ch 2 & 5.1-5.3 Rabaey, Ch 3) URL: www.ee.ic.ac.uk/pcheung/
More informationConduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor
Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris,
More informationSub-threshold Leakage Current Reduction Using Variable Gate Oxide Thickness (VGOT) MOSFET
Microelectronics and Solid State Electronics 2013, 2(2): 24-28 DOI: 10.5923/j.msse.20130202.02 Sub-threshold Leakage Current Reduction Using Variable Gate Oxide Thickness (VGOT) MOSFET Keerti Kumar. K
More information