SRAM MT5C K x 8 SRAM WITH CHIP & OUTPUT ENABLE. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS FEATURES
|
|
- Dulcie Gwen Johns
- 5 years ago
- Views:
Transcription
1 6 SRAM 128K x 8 SRAM WITH CHIP & OUTPUT ENABE AVAIABE AS MIITARY SPECIFICATIONS SM MI-ST-883 FEATURES Access Times: 12, 15, 20, 25, 35, 45, 55 and 70 ns Battery Backup: 2V data retention ow power standby High-performance, low-power CMOS process Single +5V (+10%) Power Supply Easy memory expansion with CE\ and OE\ options. All inputs and outputs are TT compatible OPTIONS MARKING Timing 12ns access -12 (IT only) 15ns access ns access ns access ns access ns access ns access -55* 70ns access -70* Package(s) Ceramic IP (400 mil) C No. 111 Ceramic IP (600 mil) CW No. 112 Ceramic CC EC No. 207 Ceramic CC ECA No. 208 Ceramic Flatpack F No. 303 Ceramic SOJ CJ No. 501 Ceramic SOJ SOJ No V data retention/low power *Electrical characteristics identical to those provided for the 45ns access devices. For more products and information please visit our web site at 32-Pin IP (C, CW) 32-Pin SOJ (SOJ) NC 1 32 V CC A A15 A CE2 NC A WE\ A A13 A A8 A A9 A A11 A OE\ A A10 A CE\ A Q8 Q Q7 Q Q6 Q Q5 V SS Q4 PIN ASSIGNMENT (Top View) 32-Pin Flat Pack (F) NC 1 32 V CC A A15 A NC CE2 A WE\ A A13 A A8 A A9 A A11 A OE\ A A10 A CE\ A Q8 Q Q7 Q Q6 Q Q5 V SS Q4 32-Pin CC (EC) 32-Pin SOJ (CJ) NC 1 32 V CC A A15 A NC CE2 A WE\ A A13 A A8 A A9 A A11 A OE\ A A10 A CE\ A Q8 Q Q7 Q Q6 Q Q5 V SS Q4 32-Pin CC (ECA) A12 A14 A10 NC V CC A15 CE2 NC Q2 Q3 V SS Q4 Q5 Q6 Q7 GENERA ESCRIPTION The is a 1,048,576-bit high-speed CMOS static RAM organized as 131,072 words by 8 bits. This device uses 8 common input and output lines and has an output enable pin which operate faster than address access times during REA cycle. For design flexibility in high-speed memory applications, this device offers chip enable (CE\) and output enable (OE\) features. These enhancements can place the outputs in High-Z for additional flexibility in system design. Writing to these devices is accomplished when write enable (WE\) and CE\ inputs are both OW. Reading is accomplished when WE\ remains HIGH and CE\ and OE\ go OW. The devices offer a reduced power standby mode when disabled, allowing system designs to achieve low standby power requirements. The version offers a 2V data retention mode, reducing current consumption to 2mW maximum. All devices operate from a single +5V power supply and all inputs and outputs are fully TT compatible. It is particularly well suited for use in high-density, high-speed system applications. A7 A6 A5 A4 A3 A2 A1 A0 Q WE\ A13 A8 A9 A11 OE\ A10 CE1\ Q8 1
2 FUNCTIONA BOCK IAGRAM V CC GN A 0 A 1 A 2 A 3 A 4 A 5 A 6 A 7 ROW ECOER 262,144-BIT MEMORY ARRAY I/O CONTRO Q8 Q1 A 12 CE\ COUMN ECOER OE\ WE\ A 8 A 9 A 10 A 11 A 13 A 14 A 15 A 16 POWER OWN NOTE: The two least significant row address bits (A8 and A6) are encoded using gray code. TRUTH TABE CE\ WE\ OE\ MOE I/O PIN SUPPY CURRENT H X X Not Selected High-Z I SBT2, I SBC2 X X X Not Selected High-Z I SBT2, I SBC2 H H Output isable High-Z I CC H Read OUT I CC X Write IN I CC 2
3 ABSOUTE MAXIMUM RATINGS* Supply Voltage Range (Vcc) V to +6.0V Storage Temperature C to +150 C Short Circuit Output Current (per I/O)...20mA Voltage on any Pin Relative to Vss V to +7.0V Max Junction Temperature** C Power issipation...1 W *Stresses at or greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods will affect reliability. Refer to page 17 of this datasheet for a technical note on this subject. ** Junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow, and humidity. EECTRICA CHARACTERISTICS AN RECOMMENE C OPERATING CONITIONS (-55 o C < T C < 125 o C & -45 o C to +85 o C; V CC = 5.0V +10%) ESCRIPTION CONITIONS SYM MIN MAX UNITS NOTES Input High (ogic 1) Voltage V IH 2.2 V CC +0.5 V 1 Input ow (ogic 0) Voltage V I V 1, 2 Input eakage Current 0V<V IN <V CC I I μa Output eakage Current Output(s) disabled 0V<V OUT <V CC I O μa Output High Voltage I OH =-4.0mA V OH 2.4 V 1 Output ow Voltage I O =8.0mA V O 0.4 V 1 PARAMETER Power Supply Current: Operating Power Supply Current: Standby CONITIONS CE\ < V I ; OE\ = WE\ = V IH, V CC = MAX, f = MAX = 1/t RC (MIN) Output Open (1) version only CE\ > V IH ; All Other Inputs < V I or > V IH, V CC = MAX f = 0 Hz CE\ > V CC -0.2V; V CC = MAX Inputs = V IH or V I f = 0 Hz MAX SYM UNITS NOTES I CCSP ma 3 I CCP ma I SBT ma I SBCSP ma I SBCP ma CAPACITANCE ESCRIPTION CONITIONS SYM MAX UNITS NOTES Input Capacitance (A0-A16) C I 12 pf 4 Output Capacitance T A = 25 o C, f = 1MHz V CC = 5V C O 20 pf 4 Input Capacitance (CE\, WE\, OE\) C I 14 pf 4 3
4 EECTRICA CHARACTERISTICS AN RECOMMENE AC OPERATING CONITIONS (Note 5) (-55 o C < T C < 125 o C & -40 o C to +85 o C; V CC = 5.0V +10%) ESCRIPTION SYMBO MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX UNITS NOTES REA CYCE REA cycle time t RC ns Address access time t AA ns Chip Enable access time t ACE ns Output hold from address change t OH ns Chip Enable to output in ow-z t ZCE ns 4, 6, 7 Chip disable to output in High-Z t HZCE ns 4, 6, 7 Output Enable access time t AOE ns Output Enable to output in ow-z t ZOE ns 4, 6, 7 Output disable to output in High-Z t HZOE ns 4, 6, 7 WRITE CYCE WRITE cycle time t WC ns Chip Enable to end of write t CW ns Address valid to end of write t AW ns Address setup time t AS ns Address hold from end of write t AH ns WRITE pulse width (OE High) t WP ns ata setup time t S ns ata hold time t H ns Write disable to output in ow-z t ZWE ns 4, 6, 7 Write Enable to output in High-Z t HZWE ns 4, 6, 7 4
5 AC TEST CONITIONS Input pulse levels... Vss to 3.0V Input rise and fall times... 5ns Input timing reference levels V Output reference levels V Output load... See Figures 1 and 2 Q 30 Q pf Fig. 1 Output oad Equivalent Fig. 2 Output oad Equivalent NOTES 1. All voltages referenced to V SS (GN) V for pulse width < 20ns 3. I CC is dependent on output loading and cycle rates. The specified value applies with the outputs unloaded, and f = 1 Hz. t RC (MIN) 4. This parameter is guaranteed but not tested. 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted. 6. t ZCE, t ZWE, t ZOE, t HZCE, t HZOE and t HZWE are specified with C = 5pF as in Fig. 2. Transition is measured ±200mV typical from steady state voltage, allowing for actual tester RC time constant. 7. At any given temperature and voltage condition, t HZCE is less than t ZCE, and t HZWE is less than t ZWE and t HZOE is less than t ZOE. 8. WE\ is HIGH for REA cycle. 9. evice is continuously selected. Chip enables and output enables are held in their active state. 10. Address valid prior to, or coincident with, latest occurring chip enable. 11. t RC = Read Cycle Time. ATA RETENTION EECTRICA CHARACTERISTICS ( Version Only) ESCRIPTION CONITIONS SYMBO MIN MAX UNITS NOTES V CC for Retention ata V R V CE\ > (V CC - 0.2V) V IN > (V CC - 0.2V) I CCR1 * 0.75 ma ata Retention Current or < 0.2V V CC = 2V I CCR2 1.0 ma Chip eselect to ata Retention Time t CR ns 4 Operation Recovery Time t R t RC ns 4, 11 * ow Power, -20 device only OW Vcc ATA RETENTION WAVEFORM V CC ATA RETENTION MOE 4.5V V R > 2V 4.5V t CR t R CE1\ V IH V I V R ON T CARE UNEFINE 5
6 REA CYCE NO. 1 8, 9 t RC trc ARESS VAI t AA taa Q t OH toh PREVIOUS ATA VAI ATA VAI REA CYCE NO. 2 7, 8, 10, 12 CE\ t RC trc OE\ t ZOE tzoe t AOE taoe t HZOE thzoe Q t ZCE tzce tace ATA VAI t HZCE thzce Icc t PU tpu t P tp 6
7 WRITE CYCE NO. 1 (Chip Enabled Controlled) 12, 13 ARESS CE\ WE\ t AW taw tah t t tas t tcw t WP1 t WC twp1 twc t S ts t H th Q ATA VAI HIGH Z WRITE CYCE NO. 2 (Write Enabled Controlled) 7, 12, 13 ARESS CE\ t AW taw t WC twc t CW tcw t AH tah WE\ t AS tas t twp1 ATA VAI t H th Q HIGH-Z NOTE: Output enable (OE\) is inactive (HIGH). 7
8 MECHANICA EFINITIONS* Micross Case #111 (Package esignator C) SM , Case Outline Z S1 Pin 1 A S2 Q 1 E S e b b1 NOTE 0 o to 15 o E1 c *All measurements are in inches. 8
9 MECHANICA EFINITIONS* Micross Case #112 (Package esignator CW) SM , Case Outline X A Q Pin 1 e b b2 E ea C *All measurements are in inches. 9
10 MECHANICA EFINITIONS* Micross Case #207 (Package esignator EC) SM , Case Outline U See etail A A 1 e b h x 45 o E etail A b1 2 b2 *All measurements are in inches. 10
11 MECHANICA EFINITIONS* Micross Case #208 (Package esignator ECA) SM , Case Outline M 1 A 1 E E1 e See etail A etail A B1 b2 b1 *All measurements are in inches. 11
12 MECHANICA EFINITIONS* Micross Case #303 (Package esignator F) SM , Case Outline T E e 32 Pin 1 Index 1 b S1 S Bottom View E1 Top View c A E3 E2 Q *All measurements are in inches. 12
13 MECHANICA EFINITIONS* Micross Case #501 (Package esignator CJ) SM , Case Outline 7 A e 1 b B1 E2 E1 A2 E *All measurements are in inches. 13
14 See etail A MECHANICA EFINITIONS* Micross Case #507 (Package esignator SOJ) SM , Case Outline Y A1 j B2 B1 E2 B e2 e e1 S A E E1 Base A2 Plane B3 etail Seating Plane S1 *All measurements are in inches. 14
15 EXAMPE: C-25/XT evice Number Package Type Speed ns C -12 CW -12 C -15 CW -15 C -20 CW -20 C -25 CW -25 C -35 CW -35 C -45 CW -45 C -55 CW -55 C -70 CW -70 ORERING INFORMATION Options** Process + + SRAM EXAMPE: EC-45/IT evice Package Speed Number Type ns Options** Process EC ECA EC -15 ECA -15 EC -20 ECA -20 EC -25 ECA -25 EC -35 ECA -35 EC -45 ECA -45 EC -55 ECA -55 EC -70 ECA -70 EXAMPE: F-70/883C evice Package Speed Options** Number Type ns Process F F -15 F -20 F -25 F -35 F -45 F -55 F -70 *AVAIABE PROCESSES IT = Industrial Temperature Range XT = Extended Temperature Range 883C = Full Military Processing EXAMPE: CJ-35/883C evice Package Speed Number Type ns Options** Process CJ SOJ CJ -15 SOJ -15 CJ -20 SOJ -20 CJ -25 SOJ -25 CJ -35 SOJ -35 CJ -45 SOJ -45 CJ -55 SOJ -55 CJ -70 SOJ o C to +85 o C -55 o C to +125 o C -55 o C to +125 o C ** OPTIONS = 2V data retention, low power standby + = -12 option available as IT temperature range only. 15
16 MICROSS TO SCC PART NUMBER CROSS REFERENCE Micross Package esignator C & CW Micross Package esignator EC & ECA Micross Part # SM Part # Micross Part # SM Part # C C MZA EC C MUA C C MZA EC C MUA C C MZA EC C MUA C C MZA EC C MUA C-15883C MZA EC-15883C MUA C-20883C MZA EC-20883C MUA C-20883C MZA EC-20883C MUA C-25883C MZA EC-25883C MUA C-25883C MZA EC-25883C MUA C-35883C MZA EC-35883C MUA C-35883C MZA EC-35883C MUA C-45883C MZA EC-45883C MUA C-45883C MZA EC-45883C MUA C-55883C MZA EC-55883C MUA C-55883C MZA EC-55883C MUA C-70883C MZA EC-70883C MUA C-70883C MZA EC-70883C MUA C-85883C MZA EC-85883C MUA C-85883C MZA EC-85883C MUA CW C MXA ECA C MMA CW C MXA ECA C MMA CW C MXA ECA C MMA CW C MXA ECA C MMA CW-15883C MXA ECA-15883C MMA CW-20883C MXA ECA-20883C MMA CW-20883C MXA ECA-20883C MMA CW-25883C MXA ECA-25883C MMA CW-25883C MXA ECA-25883C MMA CW-35883C MXA ECA-35883C MMA CW-35883C MXA ECA-35883C MMA CW-45883C MXA ECA-45883C MMA CW-45883C MXA ECA-45883C MMA CW-55883C MXA ECA MMA CW-55883C MXA ECA-55883C MMA CW-70883C MXA ECA-70883C MMA CW-70883C MXA ECA-70883C MMA CW-85883C MXA ECA MMA CW-85883C MXA ECA-85883C MMA CONTINUE * Micross part number is for reference only. Orders received referencing the SM part number will be processed per the SM. 16
17 MICROSS TO SCC PART NUMBER CROSS REFERENCE (Continued) Micross Package esignator CJ & SOJ Micross Package esignator F Micross Part # SM Part # Micross Part # SM Part # CJ C M7A F C MTA CJ C M7A F C MTA CJ C M7A F C MTA CJ C M7A F C MTA CJ-15883C M7A F-15883C MTA CJ-20883C M7A F-20883C MTA CJ-20883C M7A F-20883C MTA CJ-25883C M7A F-25883C MTA CJ-25883C M7A F-25883C MTA CJ-35883C M7A F-35883C MTA CJ-35883C M7A F-35883C MTA CJ-45883C M7A F-45883C MTA CJ-45883C M7A F-45883C MTA CJ-55883C M7A F-55883C MTA CJ M7A F-55883C MTA CJ-70883C M7A F-70883C MTA CJ-70883C M7A F-70883C MTA CJ-85883C M7A F-85883C MTA CJ-85883C M7A F-85883C MTA SOJ C SOJ C SOJ SOJ C SOJ-15883C SOJ-20883C SOJ-20883C SOJ-25883C SOJ-25883C SOJ-35883C SOJ-35883C SOJ-45883C SOJ SOJ-55883C SOJ SOJ-70883C SOJ-70883C SOJ-85883C SOJ-85883C MYA MYA MYA MYA MYA MYA MYA MYA MYA MYA MYA MYA MYA MYA MYA MYA MYA MYA MYA * Micross part number is for reference only. Orders received referencing the SM part number will be processed per the SM. 17
SRAM AS5C K x 8 SRAM Ultra Low Power SRAM. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATION FEATURES GENERAL DESCRIPTION
512K x 8 Ultra Low Power AVAILABLE AS MILITARY SPECIFICATION SMD 5962-95613 1,2 MIL STD-883 1 FEATURES Ultra Low Power with 2V Data Retention (0.2mW MAX worst case Power-down standby) Fully Static, No
More informationUM61512A Series 64K X 8 BIT HIGH SPEED CMOS SRAM. Features. General Description. Pin Configurations UM61512AV UM61512A
Series 64K X 8 BIT HIGH SPEE CMOS SRAM Features Single +5V power supply Access times: 15/20/25ns (max.) Current: Operating: 160mA (max.) Standby: 10mA (max.) Full static operation, no clock or refreshing
More informationLY V 128K X 16 BIT HIGH SPEED CMOS SRAM
Y6112816 REVISION HISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Aug.12.2007 Rev. 1.1 Apr. 17.2009 Revised TEST CONDITION of ICC Revised FEATURES & ORDERING INFORMATION ead free and green
More informationLY61L K X 16 BIT HIGH SPEED CMOS SRAM
Y6125616 REVISION HISTORY Revision Description Issue Date Rev. 1.0 Initial Issue May.24.2006 Rev. 1.1 Added Extended Grade Jan.22.2007 Rev. 1.2 Added PKG Type : 48-ball 6mm x 8mm TFBGA Jan.30.2007 Rev.
More informationP4C164LL. VERY LOW POWER 8Kx8 STATIC CMOS RAM FEATURES DESCRIPTION V CC. Current (Commercial/Industrial) Operating: 55 ma CMOS Standby: 3 µa
P4C164LL VERY LOW POWER 8Kx8 STATIC CMOS RAM FEATURES Current (Commercial/Industrial) Operating: 55 ma CMOS Standby: 3 µa Access Times 80/100 (Commercial or Industrial) 90/120 (Military) Single 5 Volts
More informationP4C1257/P4C1257L. ULTRA HIGH SPEED 256K x 1 STATIC CMOS RAMS FEATURES DESCRIPTION. Full CMOS. Separate Data I/O
P4C1257/P4C1257L ULTRA HIGH SPEED 256K x 1 STATIC CMOS RAMS FEATURES Full CMOS High Speed (Equal Access and Cycle s) 12/15/20/25 ns (Commercial) 12/15/20/25 ns (Industrial) 25/35/45/55/70 ns (Military)
More informationP4C1041 HIGH SPEED 256K x 16 (4 MEG) STATIC CMOS RAM
HIGH SPEED 256K x 16 (4 MEG) STATIC CMOS RAM FEATURES High Speed (Equal Access and Cycle Times) 10/12/15/20 ns (Commercial) 12/15/20 ns (Industrial/Military) Low Power Single 5.0V ± 10% Power Supply 2.0V
More informationLY61L25616A 256K X 16 BIT HIGH SPEED CMOS SRAM
REVISION HISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Jul.12.2012 Rev. 1.1 VCC - 0.2V revised as 0.2V for TEST CONDITION Jul.19.2012 of Average Operating Power supply Current ICC1 on
More informationP4C1299/P4C1299L. ULTRA HIGH SPEED 64K x 4 STATIC CMOS RAM FEATURES DESCRIPTION. Full CMOS, 6T Cell. Data Retention with 2.0V Supply (P4C1299L)
FEATURES Full CMOS, 6T Cell High Speed (Equal Access and Cycle Times) 15/20/25/35 ns (Commercial/Industrial) 15/20/25/35/45 ns (Military) Low Power Operation Single 5V±10% Power Supply Output Enable (OE)
More informationP4C1256L LOW POWER 32K X 8 STATIC CMOS RAM FEATURES DESCRIPTION V CC. Current (Commercial/Industrial) Operating: 70mA/85mA CMOS Standby: 100µA/100µA
FEATURES Current (Commercial/Industrial) Operating: 70mA/85mA CMOS Standby: 100µA/100µA Access Times 55/70/85 Single 5 Volts ±10% Power Supply Easy Memory Expansion Using CE and OE Inputs Common Data I/O
More information5V 128K X 8 HIGH SPEED CMOS SRAM
5V 128K X 8 HIGH SPEED CMOS SRAM Revision History AS7C1024B Revision Details Date Rev 1.0 Preliminary datasheet prior to 2004 Rev 1.1 Die Revision A to B March 2004 Rev 2.0 PCN issued yield issues with
More informationIS61C1024AL IS64C1024AL
IS61C1024AL IS64C1024AL 128K x 8 HIGH-SPEED CMOS STATIC RAM JULY 2015 FEATURES High-speed access time: 12, 15 ns Low active power: 160 mw (typical) Low standby power: 1000 µw (typical) CMOS standby Output
More informationRev. No. History Issue Date Remark
256K X 8 BIT LOW VOLTAGE CMOS SRAM ocument Title 256K X 8 BIT LOW VOLTAGE CMOS SRAM Revision History Rev. No. History Issue ate Remark 0.0 Initial issue June 24, 2002 Preliminary 0.1 Change VCC range from
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
IS62C64 8K x 8 LOW POR CMOS STATIC RAM FEATURES CMOS low power operation 400 mw (max.) operating 25 mw (max.) standby Automatic power-down when chip is deselected TTL compatible interface levels Single
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
32K x 8 HIGH-SPEED CMOS STATIC RAM AUGUST 2009 FEATURES High-speed access time: 10, 12, 15, 20 ns Low active power: 400 mw (typical) Low standby power 250 µw (typical) CMOS standby 55 mw (typical) TTL
More informationPRELIMINARY C106A 1. 7C106A 12 7C106A 15 7C106A 20 7C106A 25 7C106A 35 Maximum Access Time (ns) Maximum Operating
1CY 7C10 6A Features High speed t AA = 12 ns CMOS for optimum speed/power Low active power 910 mw Low standby power 275 mw 2.0V data retention (optional) 100 µw Automatic power-down when deselected TTL-compatible
More informationDESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT
28K x 24 HIGH-SPEED CMOS STATIC RAM WITH 3.3V SUPPLY JUNE 2005 FEATURES High-speed access time: 8, 0 ns CMOS low power operation 756 mw (max.) operating @ 8 ns 36 mw (max.) standby @ 8 ns TTL compatible
More informationDESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT
IS62C1024 128K x 8 HIGH-SPEED CMOS STATIC RAM FEATURES High-speed access time: 35, 45, 55, 70 ns Low active power: 450 mw (typical) Low standby power: 500 µw (typical) CMOS standby Output Enable () and
More informationSENSE AMPS POWER DOWN
185 CY7C185 8K x 8 Static RAM Features High speed 15 ns Fast t DOE Low active power 715 mw Low standby power 220 mw CMOS for optimum speed/power Easy memory expansion with,, and OE features TTL-compatible
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
8K x 8 HIGH-SPEED CMOS STATIC RAM OCTOBER 2006 FEATURES High-speed access time: 0 ns CMOS low power operation mw (typical) CMOS standby 25 mw (typical) operating TTL compatible interface levels Single
More informationIS61WV10248ALL IS61WV10248BLL IS64WV10248BLL
1M x 8 HIGH-SPEED CMOS STATIC RAM MARCH 2017 FEATURES High-speed access times: 8, 10, 20 ns High-performance, low-power CMOS process Multiple center power and ground pins for greater noise immunity Easy
More informationI/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 A 16 I/O 7 A 15 7
Features High speed t AA = 12 ns Low active power 495 mw (max.) Low CMOS standby power 11 mw (max.) (L Version) 2.0V Data Retention Automatic power-down when deselected TTL-compatible inputs and outputs
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
128K x 8 LOW POR CMOS STATIC RAM DECEMBER 2003 FEATURES High-speed access time: 35, 70 ns Low active power: 450 mw (typical) Low standby power: 150 µw (typical) CMOS standby Output Enable (OE) and two
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
256K x 8 HIGH-SPEED CMOS STATIC RAM APRIL 2008 FEATURES High-speed access time: 8, 10 ns Operating Current: 50mA (typ.) Standby Current: 700µA (typ.) Multiple center power and ground pins for greater noise
More informationIS63LV1024 IS63LV1024L 128K x 8 HIGH-SPEED CMOS STATIC RAM 3.3V REVOLUTIONARY PINOUT
128K x 8 HIGH-SPEED CMOS STATIC RAM 3.3V REVOLUTIONARY PINOUT FEATURES High-speed access times: 8, 10, 12 ns High-performance, low-power CMOS process Multiple center power and ground pins for greater noise
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
32K x 8 HIGH-SPEED CMOS STATIC RAM OCTOBER 2006 FEATURES High-speed access time: 10, 12 ns CMOS Low Power Operation 1 mw (typical) CMOS standby 125 mw (typical) operating Fully static operation: no clock
More informationIS61WV102416ALL IS61WV102416BLL IS64WV102416BLL
1M x 16 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY MAY 2012 FEATURES High-speed access times: 8, 10, 20 ns High-performance, low-power CMOS process Multiple center power and ground pins for
More informationI/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 A 16 I/O 7
128K x 8 Static RAM Features High speed t AA = 12 ns Low active power 495 mw (max. 12 ns) Low CMOS standby power 55 mw (max.) 4 mw 2.0V Data Retention Automatic power-down when deselected TTL-compatible
More informationFAST CMOS OCTAL D REGISTERS (3-STATE)
Integrated evice Technology, Inc. FAST CMOS OCTA REGISTERS (3-STATE) IT4/4FCT34/A/C IT4/4FCT34/A/C IT4/4FCT4/A/C FEATURES: IT4/4FCT34/34/4 equivalent to FAST speed and drive IT4/4FCT34A/34A/4A up to 30%
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
32K x 8 LOW VOLTAGE CMOS STATIC RAM June 2005 FEATURES High-speed access times: -- 8, 10, 12, 15 ns Automatic power-down when chip is deselected CMOS low power operation -- 345 mw (max.) operating -- 7
More informationUTRON UT K X 8 BIT LOW POWER CMOS SRAM
FEATURES GENERAL DESCRIPTION Access time : 35/70ns (max) Low power consumption: Operating : 60/40 ma (typical) Standby : 3mA (typical) normal ua (typical) L-version 1uA (typical) LL-version Single 5V power
More informationIS61WV2568EDBLL IS64WV2568EDBLL
ISWVEDBLL ISWVEDBLL K x HIGH SPEED ASYHRONOUS CMOS STATIC RAM WITH ECC FEATURES High-speed access time:, ns Low Active Power: mw (typical) Low Standby Power: mw (typical) CMOS standby Single power supply
More informationIS61WV10248EDBLL IS64WV10248EDBLL
1M x 8 HIGH-SPEED ASYHRONOUS CMOS STATIC RAM WITH ECC FEBRUARY 2013 FEATURES High-speed access times: 8, 10, 20 ns High-performance, low-power CMOS process Multiple center power and ground pins for greater
More informationIS62C5128BL, IS65C5128BL
512K x 8 HIGH-SPEED CMOS STATIC RAM JULY 2011 FEATURES High-speed access time: 45ns Low Active Power: 50 mw (typical) Low Standby Power: 10 mw (typical) CMOS standby TTL compatible interface levels Single
More informationIS65LV256AL IS62LV256AL
32K x 8 LOW VOLTAGE CMOS STATIC RAM MAY 2012 FEATURES High-speed access time: 20, 45 ns Automatic power-down when chip is deselected CMOS low power operation 17 µw (typical) CMOS standby 50 mw (typical)
More information2M Async Fast SRAM. Rev. No. History Issue Date 1.0 Initial issue Apr..15,2014
Revision History Rev. No. History Issue Date 1.0 Initial issue Apr..15,2014 1 Rev. 1.0 GENERAL DESCRIPTION The and are a 2,097,152-bit high-speed Static Random Access Memory organized as 128K(256) words
More information1M Async Fast SRAM. Revision History CS16FS1024(3/5/W) Rev. No. History Issue Date
Revision History Rev. No. History Issue Date 1.0 Initial issue Apr.15,2014 2.0 Add 32TSOPII-400mil pin configuration and outline May 26, 2014 3.0 Delete 128kx8 products May 22, 2015 4.0 Add part no. CS16FS10245GC(I)-12
More information4M Async Fast SRAM. Rev. No. History Issue Date 1.0 Initial issue Apr.15,2014
Revision History Rev. No. History Issue Date 1.0 Initial issue Apr.15,2014 1 Rev. 1.0 GENERAL DESCRIPTION The and are a 4,194,304-bit high-speed Static Random Access Memory organized as 256K(512) words
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
512K x 8 HIGH-SPEED CMOS STATIC RAM APRIL 2005 FEATURES High-speed access times: 10, 12 ns High-performance, low-power CMOS process Multiple center power and ground pins for greater noise immunity Easy
More informationIS65C256AL IS62C256AL
32K x 8 LOW POR CMOS STATIC RAM JULY 2007 FEATURES Access time: 25 ns, 45 ns Low active power: 200 mw (typical) Low standby power 150 µw (typical) CMOS standby 15 mw (typical) operating Fully static operation:
More information8K x 8 Static RAM CY6264. Features. Functional Description
8K x 8 Static RAM Features 55, 70 ns access times CMOS for optimum speed/power Easy memory expansion with CE 1, CE 2, and OE features TTL-compatible inputs and outputs Automatic power-down when deselected
More information1M Words By 8 bit. Rev. No. History Issue Date Remark 1.0 Initial issue Aug.17,2016
Revision History Rev. No. History Issue Date Remark 1.0 Initial issue Aug.17,2016 i Rev. 1.0 PRODUCT DESCRIPTION... 1 FEATURES... 1 PRODUCT FAMILY... 1 PIN CONFIGURATIONS... 2 FUNCTIONAL BLOCK DIAGRAM...
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
32K x 8 LOW POR CMOS STATIC RAM FEATURES Access time: 45, 70 ns Low active power: 200 mw (typical) Low standby power 250 µw (typical) CMOS standby 28 mw (typical) TTL standby Fully static operation: no
More information16M Async Fast SRAM. Rev. No. History Issue Date 1.0 Initial issue Apr. 15,2014
Revision History Rev. No. History Issue Date 1.0 Initial issue Apr. 15,2014 1 Rev. 1.0 GENERAL DESCRIPTION The and are a 16,789,216-bit high-speed Static Random Access Memory organized as 1M(2M) words
More information64K x 16 HIGH-SPEED CMOS STATIC RAM JUNE 2005
64K x 16 HIGH-SPEED CMOS STATIC RAM JUNE 2005 FEATURES IS61C6416AL and High-speed access time: 12 ns, 15ns Low Active Power: 175 mw (typical) Low Standby Power: 1 mw (typical) CMOS standby and High-speed
More informationI/O 1 I/O 2 I/O 3 A 10 6
Features High speed 12 ns Fast t DOE CMOS for optimum speed/power Low active power 467 mw (max, 12 ns L version) Low standby power 0.275 mw (max, L version) 2V data retention ( L version only) Easy memory
More informationEEPROM AS58LC K x 8 EEPROM Radiation Tolerant. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS MIL-PRF-38535
128K x 8 EEPROM Radiation Tolerant AVAILABLE AS MILITARY SPECIFICATIONS MIL-PRF-38535 FEATURES High speed: 250ns and 300ns Data Retention: 10 Years Low power dissipation, active current (20mW/MHz (TYP)),
More informationRev. No. History Issue Date Remark
8K X 8 BIT CMOS SRAM Document Title 8K X 8 BIT CMOS SRAM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue November 9, 2004 Preliminary 1.0 Remove non-pb-free package type July 3, 2006
More informationDESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT
128K x 24 HIGH-SPEED CMOS STATIC RAM WITH 3.3V SUPPLY FEATURES High-speed access time: 8, 10 ns High-performance, low-power CMOS process TTL compatible interface levels Single power supply VDD 3.3V ± 5%
More informationCMOS STATIC RAM 1 MEG (128K x 8-BIT)
CMOS STATIC RAM 1 MEG (12K x -BIT) IDT71024 Integrated Device Technology, Inc. FEATURES: 12K x advanced high-speed CMOS static RAM Commercial (0 to 70 C), Industrial (-40 to 5 C) and Military (-55 to 125
More informationIS61WV25616ALL/ALS IS61WV25616BLL/BLS IS64WV25616BLL/BLS
IS61WV25616ALL/ALS IS61WV25616BLL/BLS 256K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM FEATURES HIGH SPEED: (IS61/64WV25616ALL/BLL) High-speed access time: 8, 10, 20 ns Low Active Power: 85 mw (typical)
More information32K Word x 8 Bit. Rev. No. History Issue Date Remark 2.0 Initial issue with new naming rule Dec.27,2004
Revision History Rev. No. History Issue Date Remark 2.0 Initial issue with new naming rule Dec.27,2004 1 Rev. 2.0 GENERAL DESCRIPTION The is a high performance, high speed and super low power CMOS Static
More informationHigh Speed Super Low Power SRAM CS16LV K-Word By 16 Bit. Revision History
Revision History Rev. No. History Issue Date 1.0 Initial issue Jan.17,2005 1.1 Add 48 mini_bga & Dice Aug. 31, 2005 1.2 Remove 48 mini_bga Jul. 5. 2006 i Rev. 1.2 GENERAL DESCRIPTION... 1 FEATURES... 1
More informationIS61WV25632ALL/ALS IS61WV25632BLL/BLS IS64WV25632BLL/BLS
256K x 32 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY PRELIMINARY INFORMATION APRIL 2008 FEATURES High-speed access times: 8, 10, 20 ns High-performance, low-power CMOS process Multiple center
More information128K x 8 Static RAM CY7C1019B CY7C10191B. Features. Functional Description. Logic Block Diagram. Pin Configurations
128K x 8 Static RAM Features High speed t AA = 10, 12, 15 ns CMOS for optimum speed/power Center power/ground pinout Automatic power-down when deselected Easy memory expansion with and OE options Functionally
More informationIS61C25616AL IS61C25616AS IS64C25616AL IS64C25616AS
256K x 16 HIGH-SPEED CMOS STATIC RAM FEATURES HIGH SPEED: (IS61/64C25616AL) High-speed access time: 10ns, 12 ns Low Active Power: 150 mw (typical) Low Standby Power: 10 mw (typical) CMOS standby LOW POR:
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
64K x 16 HIGH-SPEED CMOS STATIC RAM OCTOBER 2006 FEATURES High-speed access time: 12 ns: 3.3V + 10% 15 ns: 2.5V-3.6V CMOS low power operation: 50 mw (typical) operating 25 µw (typical) standby TTL compatible
More informationIS65C256AL IS62C256AL
32K x 8 LOW POR CMOS STATIC RAM MAY 2012 FEATURES Access time: 25 ns, 45 ns Low active power: 200 mw (typical) Low standby power 150 µw (typical) CMOS standby 15 mw (typical) operating Fully static operation:
More informationDECODER I/O DATA CONTROL CIRCUIT
1M x 8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM MARCH 2006 FEATURES High-speed access time: 55ns, 70ns CMOS low power operation: 36 mw (typical) operating 12 µw (typical) CMOS standby TTL compatible
More information32M Async Fast SRAM. Rev. No. History Issue Date 1.0 Initial issue Apr. 26,2017
Revision History Rev. No. History Issue Date 1.0 Initial issue Apr. 26,2017 1 Rev. 1.0 GENERAL DESCRIPTION The and are a 33,578,432-bit high-speed Static Random Access Memory organized as 4M(2M) words
More informationRev. No. History Issue Date Remark
32K X 8 BIT CMOS SRAM Document Title 32K X 8 BIT CMOS SRAM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue February 2, 2001 Preliminary 0.1 Add ultra temp grade and 28-pin DIP package
More informationI/O 1 I/O 2 I/O 3 A 10 6
Features High speed 12 ns Fast t DOE CMOS for optimum speed/power Low active power 495 mw (Max, L version) Low standby power 0.275 mw (Max, L version) 2V data retention ( L version only) Easy memory expansion
More informationBSI BH62UV8000. Ultra Low Power/High Speed CMOS SRAM 1M X 8 bit
FEATURES Wide low operation voltage : 1.65V ~ 3.6V Ultra low power consumption : = 3.0V = 2.0V High speed access time : -70 70ns at 1.V at 5 O C Ultra Low Power/High Speed CMOS SRAM 1M X bit Operation
More informationIDT CMOS Static RAM 1 Meg (256K x 4-Bit)
CMOS Static RAM 1 Meg (256K x 4-Bit) IDT71028 Features 256K x 4 advanced high-speed CMOS static RAM Equal access and cycle times Commercial and Industrial: 12/15/20ns One Chip Select plus one Output Enable
More informationHigh Speed Super Low Power SRAM CS18LV Revision History. 8K-Word By 8 Bit
Revision History Rev. No. History Issue Date Remark 1.0 Initial Issue Dec.17,2004 1.1 Update the WRITE CYCLE1 (Write Enable Controlled) waveform Mar.29,2005 1 GENERAL DESCRIPTION The is a high performance,
More informationIS61WV51216ALL IS61WV51216BLL IS64WV51216BLL
512K x 16 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY OCTOBER 2009 FEATURES High-speed access times: 8, 10, 20 ns High-performance, low-power CMOS process Multiple center power and ground
More informationI/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 I/O 7
Features High speed t AA = 12 ns Low active power 1320 mw (max.) Low CMOS standby power (Commercial L version) 2.75 mw (max.) 2.0V Data Retention (400 µw at 2.0V retention) Automatic power-down when deselected
More informationEEPROM AS8ER128K32 FUNCTIONAL BLOCK DIAGRAM. 128K x 32 Radiation Tolerant EEPROM. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS
128K x 32 Radiation Tolerant EEPROM AVAILABLE AS MILITARY SPECIFICATIONS MIL-PRF-38534 FEATURES Access time of 150ns, 200ns, 250ns Operation with single 5V + 10% supply Power Dissipation: Active: 1.43
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
256K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY JULY 2006 FEATURES High-speed access time: 10, 12 ns CMOS low power operation Low stand-by power: Less than 5 ma (typ.) CMOS stand-by
More informationA 4 A 3 A 2 ROW DECODER 64K x 16 RAM Array I/O 1 I/O X 2048 I/O 9 I/O 16
021 CY7C1021 Features High speed t AA = 12 ns CMOS for optimum speed/power Low active power 1320 mw (max.) Automatic power-down when deselected Independent Control of Upper and Lower bits Available in
More informationIS61WV25616ALL/ALS IS61WV25616BLL/BLS IS64WV25616BLL/BLS
ISWVALL/ALS ISWVBLL/BLS K x HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM DEMBER 00 FEATURES HIGH SPEED: (IS/WVALL/BLL) High-speed access time:,, 0 ns Low Active Power: mw (typical) Low Standby Power: mw (typical)
More informationCY Features. Logic Block Diagram
Features Temperature Ranges -Commercial:0 to 70 -Industrial: -40 to 85 -Automotive: -40 to 125 High speed: 55ns and 70 ns Voltage range : 4.5V 5.5V operation Low active power (70ns, LL version, Com l and
More information32K-Word By 8 Bit. May. 26, 2005 Jul. 04, 2005 Oct. 06, 2005 May. 16, Revise DC characteristics Dec. 13, 2006
Revision History Rev. No. History Issue Date 2.0 Initial issue with new naming rule Dec. 29, 2004 2.1 Update the WRITE CYCLE1 (Write Enable Controlled) waveform Mar. 31, 2005 2.2 Revise V IL from 1.5V
More informationLY62L K X 8 BIT LOW POWER CMOS SRAM
REVISION HISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Jul.25.2004 Rev. 1.1 Adding PKG type : 32 SOP Mar.3.2006 Adding PKG type : 32 P-DIP Revised Test Condition of ISB1/IDR May.14.2007
More information1K x 8 Dual-Port Static RAM
Features True Dual-Ported memory cells which allow simultaneous reads of the same memory location 1K x 8 organization 0.65-micron CMOS for optimum speed/power High-speed access: 15 ns ow operating power:
More informationIS64WV3216BLL IS61WV3216BLL
32K x 16 HIGH-SPEED CMOS STATIC RAM NOVEMBER 2005 FEATURES High-speed access time: 12 ns: 3.3V + 10% 15 ns: 2.5V-3.6V CMOS low power operation: 50 mw (typical) operating 25 µw (typical) standby TTL compatible
More informationDESCRIPTION ECC. Array 1Mx5
1Mx16 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM with ECC KEY FEATURES High-speed access time: 10ns, 12ns A0 A19 Single power supply 2.4V-3.6V Error Detection and Correction with optional ERR1/ERR2 output
More informationIS62WV20488ALL IS62WV20488BLL
2M x 8 HIGH-SPEED LOW POWER CMOS STATIC RAM JANUARY 2008 FEATURES High-speed access times: 25, 35 ns High-performance, low-power CMOS process Multiple center power and ground pins for greater noise immunity
More information2 Mbit ROM + 1 Mbit / 2Mbit / 256 Kbit SRAM ROM/RAM Combo SST30VR021 / SST30VR022 / SST30VR023
FEATURES: SST30VR021/022/0232 Mb Mask ROM (x8) + 1 Mb / 2Mb / 256 Kb SRAM (x8) Combo ROM + SRAM SST30VR021: 256K x8 ROM + 128K x8 SRAM SST30VR022: 256K x8 ROM + 256K x8 SRAM SST30VR023: 256K x8 ROM + 32K
More informationIS62WV10248EALL/BLL IS65WV10248EALL/BLL. 1Mx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM
1Mx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM KEY FEATURES High-speed access time: 45ns, 55ns CMOS low power operation 36 mw (typical) operating TTL compatible interface levels Single power supply
More information16Mb LOW VOLTAGE, ULTRA LOW POWER PSEUDO CMOS STATIC RAM IS66WV1M16EALL IS66/67WV1M16EBLL DESCRIPTION. Features FUNCTIONAL BLOCK DIAGRAM JANUARY 2018
IS66WV1M16EA IS66/67WV1M16EB 16Mb OW VOTAGE, JANUARY 2018 UTRA OW POWER PSEUDO CMOS STATIC RAM Features ighspeed access time : 70ns ( IS66WV1M16EA ) 60ns (IS66/67WV1M16EB ) CMOS ower Power Operation Single
More informationIS62WV25616ALL IS62WV25616BLL
IS62WV25616ALL IS62WV25616BLL 256K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC SRAM MARCH 2008 FEATURES High-speed access time: 55ns, 70ns CMOS low power operation 36 mw (typical) operating 9 µw (typical)
More informationIS61WV6416DALL/DALS IS61WV6416DBLL/DBLS IS64WV6416DBLL/DBLS
ISWVDALL/DALS ISWVDBLL/DBLS K x HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM JANUARY 0 FEATURES HIGH SPEED: (IS/WVDALL/DBLL) High-speed access time:, 0,, 0 ns Low Active Power: mw (typical) Low Standby Power:
More informationVery Low Power/Voltage CMOS SRAM 128K x 16 or 256K x 8 bit switchable DESCRIPTION. SPEED ( ns ) STANDBY. ( ICCSB1, Max ) BLOCK DIAGRAM
Very Low Power/Voltage CMOS SRAM 128K x 16 or 256K x 8 bit switchable FEATURES DESCRIPTION Very low operation voltage : 45 ~ 55V Very low power consumption : = 50V C-grade: 40mA (Max) operating current
More informationIS61/64WV5128EFALL IS61/64WV5128EFBLL. 512Kx8 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM APRIL 2018 KEY FEATURES
512Kx8 HIGH SPEED AYHRONOUS CMOS STATIC RAM with ECC APRIL 2018 KEY FEATURES A0 A17 A18 High-speed access time: 8ns, 10ns, 12ns Single power supply 1.65V-2.2V (IS61/64WV5128EFALL) 2.4V-3.6V () Error Detection
More informationIS62/65WV102416EALL IS62/65WV102416EBLL. 1Mx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM
1Mx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM KEY FEATURES High-speed access time: 45ns, 55ns CMOS low power operation Operating (typical): - 10.8mW (1.8V), 18mW (3.0V) CMOS Standby (typical): - 48
More informationP4C147 ULTRA HIGH SPEED 4K x 1 STATIC CMOS RAM
ULTRA HIGH SPEED 4K x 1 STATIC CMOS RAM FEATURES Full CMOS, 6T Cell High Speed (Equal Access and Cycle Times) 1/1/15//5 (Commercial) 15//5/35 (Military) Low Power Operation 715 mw Active 1 (Commercial)
More informationFunctional Block Diagram. Row Decoder. 512 x 512 Memory Array. Column I/O. Input Data Circuit. Column Decoder A 9 A 14. Control Circuit
32K X 8 STATIC RAM PRELIMINARY Features High-speed: 35, 70 ns Ultra low DC operating current of 5mA (max.) Low Power Dissipation: TTL Standby: 3 ma (Max.) CMOS Standby: 20 µa (Max.) Fully static operation
More informationVery Low Power/Voltage CMOS SRAM 512K X 16 bit DESCRIPTION. SPEED ( ns ) STANDBY. ( ICCSB1, Max ) 55ns : 3.0~5.5V 70ns : 2.7~5.5V
FEATURES Wide operation voltage : 24~55V Very low power consumption : = 30V C-grade: 30mA (@55ns) operating current I -grade: 31mA (@55ns) operating current C-grade: 24mA (@70ns) operating current I -grade:
More informationIS61/64WV25616FALL IS61/64WV25616FBLL. 256Kx16 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM APRIL 2018 KEY FEATURES DESCRIPTION
256Kx16 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM APRIL 2018 KEY FEATURES High-speed access time: 8, 10ns, 12ns Low Active Current: 35mA (Max., 10ns, I-temp) Low Standby Current: 10 ma (Max., I-temp) Single
More informationLY K X 8 BIT LOW POWER CMOS SRAM
REVISION HISTORY Revision Description Issue Date Rev. 1.0. Initial Issue Jul.25.2004 Rev. 2.0. Revised Vcc Range(Vcc=4.5~5.5V => 2.7~5.5V) May.4.2005 Rev. 2.1. Revised ISB1 May.13.2005 Rev. 2.2 Adding
More informationIS61WV25616ALL/ALS IS61WV25616BLL/BLS IS64WV25616BLL/BLS
ISWVALL/ALS ISWVBLL/BLS K x HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM FEATURES HIGH SPEED: (IS/WVALL/BLL) High-speed access time:,, 0 ns Low Active Power: mw (typical) Low Standby Power: mw (typical) CMOS
More informationA23W9308. Document Title 524,288 X 8 BIT CMOS MASK ROM. Revision History. Rev. No. History Issue Date Remark
Preliminary 524,288 X 8 BIT CMOS MASK ROM Document Title 524,288 X 8 BIT CMOS MASK ROM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue November 2, 1999 Preliminary PRELIMINARY (November,
More informationIS61WV3216DALL/DALS IS61WV3216DBLL/DBLS IS64WV3216DBLL/DBLS
IS61WV3216DALL/DALS IS61WV3216DBLL/DBLS 32K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM MAY 2012 FEATURES HIGH SPEED: (IS61/64WV3216DALL/DBLL) High-speed access time: 8, 10, 12, 20 ns Low Active Power:
More informationLY K X 8 BIT LOW POWER CMOS SRAM
REVISION HISTORY Revision Description Issue Date Rev. 1.0. Initial Issue Jul.25.2004 Rev. 2.0. Revised Vcc Range(Vcc=4.5~5.5V => 2.7~5.5V) May.4.2005 Rev. 2.1. Revised ISB1 May.13.2005 Rev. 2.2 Adding
More informationVery Low Power CMOS SRAM 2M X 8 bit. Pb-Free and Green package materials are compliant to RoHS. STANDBY (ICCSB1, Max) V CC=3.0V
Very Low Power CMOS SRAM 2M X bit Pb-Free and Green package materials are compliant to RoHS BS62LV1600 FEATURES Wide operation voltage : 2.4V ~ 5.5V Very low power consumption : = 3.0V Operation current
More informationIS62WV102416ALL IS62WV102416BLL IS65WV102416BLL
1M x 16 HIGH-SPEED LOW POR ASYNCHRONOUS CMOS STATIC RAM JANUARY 2008 FEATURES High-speed access times: 25, 35 ns High-performance, low-power CMOS process Multiple center power and ground pins for greater
More informationRevision No History Draft Date Remark. 10 Initial Revision History Insert Jul Final
128Kx8bit CMOS SRAM Document Title 128K x8 bit 5.0V Low Power CMOS slow SRAM Revision History Revision No History Draft Date Remark 10 Initial Revision History Insert Jul.14.2000 Final 11 Marking Information
More informationIS62WV20488ALL IS62WV20488BLL
2M x 8 HIGH-SPEED LOW POWER CMOS STATIC RAM August 2016 FEATURES High-speed access times: 25, 35 ns High-performance, low-power CMOS process Multiple center power and ground pins for greater noise immunity
More informationIS62C10248AL IS65C10248AL
IS62C10248AL IS65C10248AL 1M x 8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM FEATURES High-speed access time: 45ns, 55ns CMOS low power operation 36 mw (typical) operating 12 µw (typical) CMOS standby
More information