System-on-Chip. Electro-thermal effects in radio ICs. Overview. Tri-band GSM radio receiver (front-end)
|
|
- Jessie Peters
- 5 years ago
- Views:
Transcription
1 System-on-Chip Overview Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Material from Sensitivity Degradation in a Tri-Band GSM BiCMOS Direct-Conversion Receiver Caused by Transient Substrate Heating, by S. Mattisson, H. Hagberg, P. Andreani; IEEE Journal of Solid-State Circuits, Vol. 43, NO. 2, pp , Feb Front-end of tri-band GSM receiver The problem Mismatches in I/Q mixer core Electro-thermal modeling and simulations Simulations vs. measurements Layout options common centroid property Improved front-end design 2 Tri-band GSM radio receiver (front-end) The problem local oscillator low-noise amplifier quadrature generations mixer (double-balanced) DCS and PCS are made of identical blocks and work at almost the same frequencies (~ MHz) However, at high temperatures (75 o C), DCS shows a loss of sensitivity between 2dB and 4dB compared to PSC really bad! True puzzle!! Investigations show that ) the problem is tied to the DCS signal path; 2) a slow-settling (time constant of some 00 μs) DC component was detected at the differential base-band DCS/PCS outputs (largest in the DCS case); 3) the static performance of the receivers was not affected. System simulations confirmed the correlation between slow DC-offset variations and loss of sensitivity. low-pass filter 3 4
2 Slow-settling BB signal What could cause this slow BB transient? Prominent means of interaction between circuit blocks are ) substrate-induced electrical effects, 2) LO-leakage-induced offsets (through rectification), and 3) thermal gradients in the substrate However, only thermal effects are able to account for the presence of time constants as high as hundreds of microseconds seek a temperature-related cause for the slow-settling baseband DC offset GSM radios are non working continuously, but rather in a time-division fashion thermal transients appear at the beginning of each receive time slot Of the many places in a radio receiver where thermal effects may cause problems, the core of the double-balance mixer is a very strong candidate 5 6 Double-balanced mixer Core of double-balanced mixer LO+ LO+ RF+ LO- RF- mixer core Focus on e.g. leftmost pair A temperature difference ΔT between the two BJTs results in a ΔV BE difference of approx..5mv ΔT equivalent to driving the mixer core with a square wave S (from the LO) having a duty cycle 50% 7 8
3 Square wave from LO Down-converted currents T sqw 2π = ω 0 We assume: I t I0 is t 0t 2 I2 t I0 is t 0t 2 () = + () cos( ω ) () = () cos( ω ) signal bias t0 IF A =0, A 2 =, and = δ, we have: T 2 sqw ideal switching function DC and even-order distortion O() t = I0 + i () t cos ( ω0t) S() t ; 2 s O3() t = I0 i () t cos( ω0t) ( S2() t ); 2 s O2 t I0 i t 0t S t 2 s () = + () cos( ω ) ( ()) O4 t I0 i t 0t S2 t 2 s () = () cos( ω ) () S () t 2 = + cos( ω0 ) cos ( 0 )... 2 cos( 2 0 )... 2 t ω 3 t δ ω π t Current down-converted at baseband: 2 2 π π ( O + O ) 3 ( O + 2 O4) = i s 2I0( δ() t δ2() t ) = i s 2I Δ 0 δ () t 9 0 Is this the real cause? Electro-thermal simulations: what is required? A time-varying signal Δδ(t), amplified by twice the bias current, may account for the spurious baseband signal corrupting the desired signal However, is this mechanism the real one? Very difficult to say even estimate the impact of Δδ(t) power consumption levels in modern GSM receivers are very low (a few tens of mw at most) temperature gradient is therefore very small however, very demanding performances are required from the receivers An electro-thermal simulation is required: determines whether we are right about Δδ(t), and, in this case, can be used to find a better design (layout) It is highly desirable to use a standar circuit simulator such as Spice or Spectre; to do this, we need: Thermal model of the die Local interaction between thermal and electrical parameters Devices with local dynamic temperature dependence Instantaneous power dissipation in the devices 2
4 Equation for heat diffusion Equation for heat diffusion II (,,, ) u x y z t ρc = κ + + u x y z t p d x y z t t x x x u = temperature of the material ρ = = c= κ 6-3 density of the material ( gm for Si) (,,, ) (,,, ) - specific heat capacity of the material (=0.7 Jg K for Si) - o = thermal conductivity of the material ( = 20 Wm K at 75 C for Si) p = rate of heat production (i.e. dissipated power) density d discretization of the heat equation (in the x-direction): ( Δ ) ( ) ( ) ( +Δ ) u x x u x u x u x x ρcu& ( x) = κ + pd x ( ) ( ) ( ) κ ρcu& ( x) = u( x 2 ) u( x) u( x) u( x+δ x) + pd x power dissipated multiplying by the unit volume: in the unit volume ( ) ( ) ΔΔ y z ΔΔΔ x y zρcu& ( x) = κ u( x ) u( x) u( x) u( x+δ x) + p x We define the equalities below: C =ΔyΔzρc Rx = ΔΔ y z κ Cv& ( x) Rx i = p v( x x) v( x) v( x) v( x x) + i x v = u ( ) ( ) 3 4 Equation for heat diffusion III Augmented BJT model ( ) ( ) Cv& ( x) = v( x x) v( x) v( x) v( x x) i x R Δ +Δ + x The discretized heat equation can be solved numerically with an analog circuit simulator! (the discretization is of course the same in the y- and z-direction) 5 6
5 Electro-thermal model of mixer+substrate Discrete model of silicon die Grid uniform in the x and y direction, with = Δy = 20μm Grid geometric in the vertical direction: with Δz = 20μm 2 0,,2... Die is 300μm thick 4 vertical grid lines In all, the grid contains nodes the thermal circuit contains some devices (mostly R and C) connected to some 2000 nodes 7 8 A complication Measurements vs. simulations DCS We want to run a time-efficient simulation It would be desirable to include the actual RF LO drive in the simulation, but this is hardly time efficient Solution: mixer-core transistors are biased at mid-point any V BE offset generates a base-band offset The ratio of unswitched-bjt offset to switched-bjt offset was determined to 7.5 accordingly, the impact of the mixergenerated offset was scaled down by the same factor 7.5 However, the rather large power dissipation of the LO buffers was taken into account 9 20
6 Measurements vs. simulations PCS Simulations details and outcome Data amplified a factor 0 for ease of detection Comparison data taken after 00μs, when the frequency synthesizer has safely settled (and up to 800μs) Simulations match measurements with an error smaller than 0%! (apart from the Q channel in the PCS receiver, where the absolute error is however very small) Simulations can even capture the peak in the DCS Q-channel waveform with the correct time constant Conclusive proof that the sensitivity reduction is caused by thermal drift in the mixer cores 2 22 DCS vs. PCS DCS is more sensitive than PCS because of the different locations of the mixers (and LO buffers) with respect to the DCS/PCS LNAs Placement of mixer core temp. gradient temp. gradient from DCS LNA V BE < V BE2 and V BE3 < V BE4 δ positive and δ 2 negative Δδ = δ - δ 2 large (it would be much better if δ and δ 2 had the same sign!) More thorough analysis takes into account placement of LO buffers as well 23 24
7 Temperatures in mixer core Placement of mixer core II 85m o K (!) -D common-centroid layout V BE < V BE2 and V BE3 > V BE4 δ and δ 2 positive Δδ = 0 in presence of linear temperature gradient! Contrary to what one would guess at first sight on account of the LNA alone, it is the I-channel mixer core to experience the largest temperature variation, although the Q-channel mixer core is closer to the DCS LNA However, the Q-channel mixer core is placed more symmetrically, if both DCS LNA and LO buffers are considered (a more favorable overall placement explains the lower PCS sensitivity, and the GSM insensitivity) 25 However, temperature gradients are in general NOT linear commoncentroid can reduce their impact, but not totally cancel them Nevertheless, apart from brute-force separation of sensitive circuits, our best option is to exploit symmetry 2D layout rejects temperature gradients along its two axes of symmetry 26 Temperature and gradient Remarks about self heating in mixer core Self heating has been disregarded so far Self heating is very rapid (see again the DCS Q-channel transient, where the signal initially falls very quickly because of self heating) its impact is practically constant during the signal burst can be cancelled in the digital baseband Single hot-spot: normalized temperature (left) and normalized temperature gradient vs. distance gradient is clearly non linear, especially close to the hot spot more serious temperature-related problems expected with the ever increasing shrinkage of ICs Apart from this, if self heating is considered, it is the original layout to be D common centroid, not the modified one Also in this case, the optimal layout is the 2D common centroid, which rejects self heating as well 27 28
8 2D vs. D - simulations Why more problems at higher temperatures? LNAs are biased for a constant transconductance vs. temperature higher current at higher temperatures higher power dissipation higher thermal gradient 2D common-centroid mixer core provides a further x0 reduction of the thermally-induced baseband transient The thermal conductivity κ drops at higher temperatures less efficient heat diffusion in the substrate this has not been taken into account in the simulations for simplicity a temperaturedependent conductivity can be modeled with a non-linear resistor However, the 2D common-centroid layout has more parasitic capacitance Improved designs D mixer cores DCS with -D common-centroid mixer core D common centroid layout only needed a rewiring of the metal layers as opposite to a 2D solution, which would require a wholly new layout Simulations and measurements do not fit so well for the I- channels now however, the size of the offsets is now much smaller than before large relative errors, but small absolute errors! The measured transient are now almost a factor 0 smaller no more sensitivity loss at high temperatures! receiver could be released for production 3 32
9 PCS with -D common-centroid mixer core Final remark Before the electro-thermal simulation environment was available, it was thought that the main cause of baseband offset was the thermal gradient across the resistances at the output of the I/Q mixers A new common-centroid rewiring of these resistances was fabricated, but the improvement was only modest Electro-thermal simulations run shortly afterwards confirmed that these resistances played a minor role in the generation of the baseband offset 33 34
Session 3. CMOS RF IC Design Principles
Session 3 CMOS RF IC Design Principles Session Delivered by: D. Varun 1 Session Topics Standards RF wireless communications Multi standard RF transceivers RF front end architectures Frequency down conversion
More informationPROJECT ON MIXED SIGNAL VLSI
PROJECT ON MXED SGNAL VLS Submitted by Vipul Patel TOPC: A GLBERT CELL MXER N CMOS AND BJT TECHNOLOGY 1 A Gilbert Cell Mixer in CMOS and BJT technology Vipul Patel Abstract This paper describes a doubly
More informationReceiver Architecture
Receiver Architecture Receiver basics Channel selection why not at RF? BPF first or LNA first? Direct digitization of RF signal Receiver architectures Sub-sampling receiver noise problem Heterodyne receiver
More informationCMOS RFIC Design for Direct Conversion Receivers. Zhaofeng ZHANG Supervisor: Dr. Jack Lau
CMOS RFIC Design for Direct Conversion Receivers Zhaofeng ZHANG Supervisor: Dr. Jack Lau Outline of Presentation Background Introduction Thesis Contributions Design Issues and Solutions A Direct Conversion
More informationHA-2600, HA Features. 12MHz, High Input Impedance Operational Amplifiers. Applications. Pinouts. Ordering Information
HA26, HA26 September 998 File Number 292.3 2MHz, High Input Impedance Operational Amplifiers HA26/26 are internally compensated bipolar operational amplifiers that feature very high input impedance (MΩ,
More informationLOW COST PHASED ARRAY ANTENNA TRANSCEIVER FOR WPAN APPLICATIONS
LOW COST PHASED ARRAY ANTENNA TRANSCEIVER FOR WPAN APPLICATIONS Introduction WPAN (Wireless Personal Area Network) transceivers are being designed to operate in the 60 GHz frequency band and will mainly
More informationSingle-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY 2003 141 Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators Yuping Toh, Member, IEEE, and John A. McNeill,
More informationTechnical Article A DIRECT QUADRATURE MODULATOR IC FOR 0.9 TO 2.5 GHZ WIRELESS SYSTEMS
Introduction As wireless system designs have moved from carrier frequencies at approximately 9 MHz to wider bandwidth applications like Personal Communication System (PCS) phones at 1.8 GHz and wireless
More informationLow-Voltage IF Transceiver with Limiter/RSSI and Quadrature Modulator
19-1296; Rev 2; 1/1 EVALUATION KIT MANUAL FOLLOWS DATA SHEET Low-Voltage IF Transceiver with General Description The is a highly integrated IF transceiver for digital wireless applications. It operates
More information444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407
Index A Accuracy active resistor structures, 46, 323, 328, 329, 341, 344, 360 computational circuits, 171 differential amplifiers, 30, 31 exponential circuits, 285, 291, 292 multifunctional structures,
More information95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS
95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS Ekaterina Laskin, Mehdi Khanpour, Ricardo Aroca, Keith W. Tang, Patrice Garcia 1, Sorin P. Voinigescu University
More informationMassachusetts Institute of Technology Department of Electrical Engineering and Computer Science
Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.976 High Speed Communication Circuits and Systems Spring 2003 Homework #4: Narrowband LNA s and Mixers
More informationCHAPTER 2 THE DESIGN OF ACTIVE POLYPHASE FILTER
CHAPTER 2 THE DESIGN OF ACTIVE POLYPHASE FILTER 2.1 INTRODUCTION The fast growth of wireless applications in recent years has driven intense efforts to design highly integrated, high-performance, low-cost
More informationSP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver
SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver Arvin R. Shahani, Derek K. Shaeffer, Thomas H. Lee Stanford University, Stanford, CA At submicron channel lengths, CMOS is
More informationLecture 10: Accelerometers (Part I)
Lecture 0: Accelerometers (Part I) ADXL 50 (Formerly the original ADXL 50) ENE 5400, Spring 2004 Outline Performance analysis Capacitive sensing Circuit architectures Circuit techniques for non-ideality
More informationHighly linear common-gate mixer employing intrinsic second and third order distortion cancellation
Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation Mahdi Parvizi a), and Abdolreza Nabavi b) Microelectronics Laboratory, Tarbiat Modares University, Tehran
More information22. VLSI in Communications
22. VLSI in Communications State-of-the-art RF Design, Communications and DSP Algorithms Design VLSI Design Isolated goals results in: - higher implementation costs - long transition time between system
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More informationLow Distortion Mixer AD831
a FEATURES Doubly-Balanced Mixer Low Distortion +2 dbm Third Order Intercept (IP3) + dbm 1 db Compression Point Low LO Drive Required: dbm Bandwidth MHz RF and LO Input Bandwidths 2 MHz Differential Current
More informationLow Flicker Noise Current-Folded Mixer
Chapter 4 Low Flicker Noise Current-Folded Mixer The chapter presents a current-folded mixer achieving low 1/f noise for low power direct conversion receivers. Section 4.1 introduces the necessity of low
More information2.Circuits Design 2.1 Proposed balun LNA topology
3rd International Conference on Multimedia Technology(ICMT 013) Design of 500MHz Wideband RF Front-end Zhengqing Liu, Zhiqun Li + Institute of RF- & OE-ICs, Southeast University, Nanjing, 10096; School
More informationChallenges in Designing CMOS Wireless System-on-a-chip
Challenges in Designing CMOS Wireless System-on-a-chip David Su Atheros Communications Santa Clara, California IEEE Fort Collins, March 2008 Introduction Outline Analog/RF: CMOS Transceiver Building Blocks
More informationEVALUATION KIT AVAILABLE 10MHz to 1050MHz Integrated RF Oscillator with Buffered Outputs. Typical Operating Circuit. 10nH 1000pF MAX2620 BIAS SUPPLY
19-1248; Rev 1; 5/98 EVALUATION KIT AVAILABLE 10MHz to 1050MHz Integrated General Description The combines a low-noise oscillator with two output buffers in a low-cost, plastic surface-mount, ultra-small
More informationTuesday, March 22nd, 9:15 11:00
Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:
More informationHA Quad, 3.5MHz, Operational Amplifier. Description. Features. Applications. Ordering Information. Pinouts. November 1996
SEMICONDUCTOR HA4741 November 1996 Features Slew Rate...............................1.6V/µs Bandwidth................................MHz Input Voltage Noise...................... 9nV/ Hz Input Offset Voltage.........................mV
More informationEfficiently simulating a direct-conversion I-Q modulator
Efficiently simulating a direct-conversion I-Q modulator Andy Howard Applications Engineer Agilent Eesof EDA Overview An I-Q or vector modulator is a commonly used integrated circuit in communication systems.
More informationDUAL ULTRA MICROPOWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER
ADVANCED LINEAR DEVICES, INC. ALD276A/ALD276B ALD276 DUAL ULTRA MICROPOWER RAILTORAIL CMOS OPERATIONAL AMPLIFIER GENERAL DESCRIPTION The ALD276 is a dual monolithic CMOS micropower high slewrate operational
More information3-Stage Transimpedance Amplifier
3-Stage Transimpedance Amplifier ECE 3400 - Dr. Maysam Ghovanloo Garren Boggs TEAM 11 Vasundhara Rawat December 11, 2015 Project Specifications and Design Approach Goal: Design a 3-stage transimpedance
More informationIntegrated receivers for mid-band SKA. Suzy Jackson Engineer, Australia Telescope National Facility
Integrated receivers for mid-band SKA Suzy Jackson Engineer, Australia Telescope National Facility SKADS FP6 Meeting Chateau de Limelette 4-6 November, 2009 Talk overview Mid band SKA receiver challenges
More informationHA-2520, HA-2522, HA-2525
HA-, HA-, HA- Data Sheet September 99 File Number 9. MHz, High Slew Rate, Uncompensated, High Input Impedance, Operational Amplifiers HA-// comprise a series of operational amplifiers delivering an unsurpassed
More informationLinear electronic. Lecture No. 1
1 Lecture No. 1 2 3 4 5 Lecture No. 2 6 7 8 9 10 11 Lecture No. 3 12 13 14 Lecture No. 4 Example: find Frequency response analysis for the circuit shown in figure below. Where R S =4kR B1 =8kR B2 =4k R
More informationFabrication, Corner, Layout, Matching, & etc.
Advanced Analog Building Blocks Fabrication, Corner, Layout, Matching, & etc. Wei SHEN (KIP) 1 Fabrication Steps for MOS Wei SHEN, Universität Heidelberg 2 Fabrication Steps for MOS Wei SHEN, Universität
More informationQuadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell
1 Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell Yee-Huan Ng, Po-Chia Lai, and Jia Ruan Abstract This paper presents a GPS receiver front end design that is based on the single-stage quadrature
More informationPART 20 IF_IN LO_V CC 10 TANK 11 TANK 13 LO_GND I_IN 5 Q_IN 6 Q_IN 7 Q_IN 18 V CC
19-0455; Rev 1; 9/98 EALUATION KIT AAILABLE 3, Ultra-Low-Power Quadrature General Description The combines a quadrature modulator and quadrature demodulator with a supporting oscillator and divide-by-8
More informationLow-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity
Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity Marvin Onabajo Assistant Professor Analog and Mixed-Signal Integrated Circuits (AMSIC) Research Laboratory Dept.
More informationISSCC 2006 / SESSION 10 / mm-wave AND BEYOND / 10.1
10.1 A 77GHz 4-Element Phased Array Receiver with On-Chip Dipole Antennas in Silicon A. Babakhani, X. Guan, A. Komijani, A. Natarajan, A. Hajimiri California Institute of Technology, Pasadena, CA Achieving
More informationA 2GHz, 17% tuning range quadrature CMOS VCO with high figure of merit and 0.6 phase error
Downloaded from orbit.dtu.dk on: Dec 17, 2017 A 2GHz, 17% tuning range quadrature CMOS VCO with high figure of merit and 0.6 phase error Andreani, Pietro Published in: Proceedings of the 28th European
More informationTSEK03: Radio Frequency Integrated Circuits (RFIC) Lecture 5-6: Mixers
TSEK03: Radio Frequency Integrated Circuits (RFIC) Lecture 5-6: Mixers Ted Johansson, EKS, ISY ted.johansson@liu.se Overview 2 Razavi: Chapter 6.1-6.3, pp. 343-398. Lee: Chapter 13. 6.1 Mixers general
More informationHA MHz, High Slew Rate, High Output Current Buffer. Description. Features. Applications. Ordering Information. Pinouts.
SEMICONDUCTOR HA-2 November 99 Features Voltage Gain...............................99 High Input Impedance.................... kω Low Output Impedance....................... Ω Very High Slew Rate....................
More informationRFIC DESIGN EXAMPLE: MIXER
APPENDIX RFI DESIGN EXAMPLE: MIXER The design of radio frequency integrated circuits (RFIs) is relatively complicated, involving many steps as mentioned in hapter 15, from the design of constituent circuit
More informationEffects of Mismatch on CMOS Monolithic Mixers Image Rejection
Effects of Mismatch on CMOS Monolithic Mixers Image Rejection Fernando Azevedo, M. João Rosário, J. Costa Freire Instituto Superior de Engenharia de Lisboa, Instituto Superior Técnico,,3 Instituto de Telecomunicações,
More informationCMOS Design of Wideband Inductor-Less LNA
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 8, Issue 3, Ver. I (May.-June. 2018), PP 25-30 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org CMOS Design of Wideband Inductor-Less
More informationSelf Calibrated Image Reject Mixer
Self Calibrated Image Reject Mixer Project name: Self Calibrated Image Reject Mixer. Design number: 6313. Design password: Student names: Mostafa Elmala. Area: mm X mm. Technology: Technology is SCN4ME_SUBM,
More informationVI1 VI2 VQ1 VQ2 II1 II2 IQ1 IQ2. Maxim Integrated Products 1
1-22; Rev ; 1/3 High-Gain Vector Multipliers General Description The MAX4/MAX4/MAX4 low-cost, fully integrated vector multipliers alter the magnitude and phase of an RF signal. Each device is optimized
More information1.25Gbps/2.5Gbps, +3V to +5.5V, Low-Noise Transimpedance Preamplifiers for LANs
19-4796; Rev 1; 6/00 EVALUATION KIT AVAILABLE 1.25Gbps/2.5Gbps, +3V to +5.5V, Low-Noise General Description The is a transimpedance preamplifier for 1.25Gbps local area network (LAN) fiber optic receivers.
More informationAnalog and RF circuit techniques in nanometer CMOS
Analog and RF circuit techniques in nanometer CMOS Bram Nauta University of Twente The Netherlands http://icd.ewi.utwente.nl b.nauta@utwente.nl UNIVERSITY OF TWENTE. Outline Introduction Balun-LNA-Mixer
More informationDirect-Conversion I-Q Modulator Simulation by Andy Howard, Applications Engineer Agilent EEsof EDA
Direct-Conversion I-Q Modulator Simulation by Andy Howard, Applications Engineer Agilent EEsof EDA Introduction This article covers an Agilent EEsof ADS example that shows the simulation of a directconversion,
More informationChapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design
Chapter 6 Case Study: 2.4-GHz Direct Conversion Receiver The chapter presents a 0.25-µm CMOS receiver front-end designed for 2.4-GHz direct conversion RF transceiver and demonstrates the necessity and
More informationLecture 4: Voltage References
EE6378 Power Management Circuits Lecture 4: oltage References Instructor: t Prof. Hoi Lee Mixed-Signal & Power IC Laboratory Department of Electrical Engineering The University of Texas at Dallas Introduction
More informationAnalog Integrated Circuits. Lecture 4: Differential Amplifiers
Analog Integrated Circuits Lecture 4: Differential Amplifiers ELC 601 Fall 2013 Dr. Ahmed Nader Dr. Mohamed M. Aboudina anader@ieee.org maboudina@gmail.com Department of Electronics and Communications
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More information1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS
-3GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS Hyohyun Nam and Jung-Dong Park a Division of Electronics and Electrical Engineering, Dongguk University, Seoul E-mail
More informationQUICK START GUIDE FOR DEMONSTRATION CIRCUIT 678A 40MHZ TO 900MHZ DIRECT CONVERSION QUADRATURE DEMODULATOR
DESCRIPTION QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 678A LT5517 Demonstration circuit 678A is a 40MHz to 900MHz Direct Conversion Quadrature Demodulator featuring the LT5517. The LT 5517 is a direct
More informationLow Noise, High-Speed Dual Operational Amplifier. Vni = 3nV/ Hz typ. (at f=10khz) ft = 90MHz typ. (at V + /V - = ±2.5V)
Low Noise, High-Speed Dual Operational Amplifier NJM2719 GENERAL DESCRIPTION The NJM2719 is a high speed voltage feedback dual operational amplifier specifically optimized for low voltage noise. Combining
More informationA Switched-Capacitor Band-Pass Biquad Filter Using a Simple Quasi-unity Gain Amplifier
A Switched-Capacitor Band-Pass Biquad Filter Using a Simple Quasi-unity Gain Amplifier Hugo Serra, Nuno Paulino, and João Goes Centre for Technologies and Systems (CTS) UNINOVA Dept. of Electrical Engineering
More informationSG2525A SG3525A REGULATING PULSE WIDTH MODULATORS
SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS 8 TO 35 V OPERATION 5.1 V REFERENCE TRIMMED TO ± 1 % 100 Hz TO 500 KHz OSCILLATOR RANGE SEPARATE OSCILLATOR SYNC TERMINAL ADJUSTABLE DEADTIME CONTROL INTERNAL
More informationECE4902 B2015 HW Set 1
ECE4902 B2015 HW Set 1 Due in class Tuesday November 3. To make life easier on the graders: Be sure your NAME and ECE MAILBOX NUMBER are prominently displayed on the upper right of what you hand in. When
More informationFDTD SPICE Analysis of High-Speed Cells in Silicon Integrated Circuits
FDTD Analysis of High-Speed Cells in Silicon Integrated Circuits Neven Orhanovic and Norio Matsui Applied Simulation Technology Gateway Place, Suite 8 San Jose, CA 9 {neven, matsui}@apsimtech.com Abstract
More informationA PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER
A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER M. Taherzadeh-Sani, R. Lotfi, and O. Shoaei ABSTRACT A novel class-ab architecture for single-stage operational amplifiers is presented. The structure
More informationRadioelectronics RF CMOS Transceiver Design
Radioelectronics RF CMOS Transceiver Design http://www.ek.isy.liu.se/ courses/tsek26/ Jerzy Dąbrowski Division of Electronic Devices Department of Electrical Engineering (ISY) Linköping University e-mail:
More informationA 5 GHz CMOS Low Power Down-conversion Mixer for Wireless LAN Applications
Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTES, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November 1-, 2006 26 A 5 GHz COS Low Power Down-conversion ixer for Wireless LAN Applications
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationEVALUATION KIT AVAILABLE Low-Voltage IF Transceiver with Limiter and RSSI PART
19-129; Rev ; 1/97 EVALUATION KIT AVAILABLE Low-Voltage IF Transceiver General Description The is a complete, highly integrated IF transceiver for applications employing a dual-conversion architecture.
More informationRF transmitter with Cartesian feedback
UNIVERSITY OF MICHIGAN EECS 522 FINAL PROJECT: RF TRANSMITTER WITH CARTESIAN FEEDBACK 1 RF transmitter with Cartesian feedback Alexandra Holbel, Fu-Pang Hsu, and Chunyang Zhai, University of Michigan Abstract
More informationA 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator*
WP 23.6 A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator* Christopher Lam, Behzad Razavi University of California, Los Angeles, CA New wireless local area network (WLAN) standards have recently emerged
More information10MHz to 1050MHz Integrated RF Oscillator with Buffered Outputs
9-24; Rev 2; 2/02 EVALUATION KIT AVAILABLE 0MHz to 050MHz Integrated General Description The combines a low-noise oscillator with two output buffers in a low-cost, plastic surface-mount, ultra-small µmax
More informationHI-201HS. High Speed Quad SPST CMOS Analog Switch
SEMICONDUCTOR HI-HS December 99 Features Fast Switching Times, N = ns, FF = ns Low ON Resistance of Ω Pin Compatible with Standard HI- Wide Analog Voltage Range (±V Supplies) of ±V Low Charge Injection
More informationHA4600. Features. 480MHz, SOT-23, Video Buffer with Output Disable. Applications. Pinouts. Ordering Information. Truth Table
TM Data Sheet June 2000 File Number 3990.6 480MHz, SOT-23, Video Buffer with Output Disable The is a very wide bandwidth, unity gain buffer ideal for professional video switching, HDTV, computer monitor
More informationISSCC 2001 / SESSION 23 / ANALOG TECHNIQUES / 23.2
ISSCC 2001 / SESSION 23 / ANALOG TECHNIQUES / 23.2 23.2 Dynamically Biased 1MHz Low-pass Filter with 61dB Peak SNR and 112dB Input Range Nagendra Krishnapura, Yannis Tsividis Columbia University, New York,
More informationRESISTOR-STRING digital-to analog converters (DACs)
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 6, JUNE 2006 497 A Low-Power Inverted Ladder D/A Converter Yevgeny Perelman and Ran Ginosar Abstract Interpolating, dual resistor
More informationA High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology
A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology Ch. Anandini 1, Ram Kumar 2, F. A. Talukdar 3 1,2,3 Department of Electronics & Communication Engineering,
More informationCHAPTER 3 CMOS LOW NOISE AMPLIFIERS
46 CHAPTER 3 CMOS LOW NOISE AMPLIFIERS 3.1 INTRODUCTION The Low Noise Amplifier (LNA) plays an important role in the receiver design. LNA serves as the first block in the RF receiver. It is a critical
More informationHot Topics and Cool Ideas in Scaled CMOS Analog Design
Engineering Insights 2006 Hot Topics and Cool Ideas in Scaled CMOS Analog Design C. Patrick Yue ECE, UCSB October 27, 2006 Slide 1 Our Research Focus High-speed analog and RF circuits Device modeling,
More informationNEW WIRELESS applications are emerging where
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,
More informationINTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS
INTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS FUNCTIONS OF A TRANSMITTER The basic functions of a transmitter are: a) up-conversion: move signal to desired RF carrier frequency.
More informationD.C Biasing using a Single Power Supply
4/6/0 D Biasing using a Single Power Supply /6 D. Biasing using a Single Power Supply The general form of a single-supply BJT amplifier biasing circuit is: - - Generally, we have three goals in designing
More informationISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5 20.5 A 2.4GHz CMOS Transceiver and Baseband Processor Chipset for 802.11b Wireless LAN Application George Chien, Weishi Feng, Yungping
More informationAVoltage Controlled Oscillator (VCO) was designed and
1 EECE 457 VCO Design Project Jason Khuu, Erik Wu Abstract This paper details the design and simulation of a Voltage Controlled Oscillator using a 0.13µm process. The final VCO design meets all specifications.
More informationOutline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45
INF440 Noise and Distortion Jørgen Andreas Michaelsen Spring 013 1 / 45 Outline Noise basics Component and system noise Distortion Spring 013 Noise and distortion / 45 Introduction We have already considered
More informationISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2 20.2 A Digitally Calibrated 5.15-5.825GHz Transceiver for 802.11a Wireless LANs in 0.18µm CMOS I. Bouras 1, S. Bouras 1, T. Georgantas
More informationKH103 Fast Settling, High Current Wideband Op Amp
KH103 Fast Settling, High Current Wideband Op Amp Features 80MHz full-power bandwidth (20V pp, 100Ω) 200mA output current 0.4% settling in 10ns 6000V/µs slew rate 4ns rise and fall times (20V) Direct replacement
More informationHA Features. 650ns Precision Sample and Hold Amplifier. Applications. Functional Diagram. Ordering Information. Pinout
HA-50 Data Sheet June 200 FN2858.5 650ns Precision Sample and Hold Amplifier The HA-50 is a very fast sample and hold amplifier designed primarily for use with high speed A/D converters. It utilizes the
More informationCHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC
94 CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC 6.1 INTRODUCTION The semiconductor digital circuits began with the Resistor Diode Logic (RDL) which was smaller in size, faster
More informationRadio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver)
Radio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver) Arvin Shahani Stanford University Overview GPS Overview Frequency Conversion Frequency Synthesis Conclusion GPS Overview: Signal Structure
More informationSingle Conversion LF Upconverter Andy Talbot G4JNT Jan 2009
Single Conversion LF Upconverter Andy Talbot G4JNT Jan 2009 Mark 2 Version Oct 2010, see Appendix, Page 8 This upconverter is designed to directly translate the output from a soundcard from a PC running
More informationHigh Voltage Power Operational Amplifiers EQUIVALENT SCHEMATIC R1 R2 C1 R3 Q6 4 CC1 5 CC2 Q8 Q12 3 I Q Q16. +V s
PA9 PA9 High Voltage Power Operational Amplifiers FEATURES HIGH VOLTAGE 4V (±5V) LOW QUIESCENT CURRENT ma HIGH OUTPUT CURRENT 0mA PROGRAMMABLE CURRENT LIMIT HIGH SLEW RATE 300V/µs APPLICATIONS PIEZOELECTRIC
More informationAN-742 APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA Tel: 781/ Fax: 781/
APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106 Tel: 781/329-4700 Fax: 781/461-3113 www.analog.com Frequency Domain Response of Switched-Capacitor ADCs by Rob Reeder INTRODUCTION
More informationCMOS Dual Band Receiver GSM 900-Mhz / DSS-GSM1800-GHz
CMOS Dual Band Receiver GSM 900-Mhz / DSS-GSM1800-GHz By : Dhruvang Darji 46610334 Transistor integrated Circuit A Dual-Band Receiver implemented with a weaver architecture with two frequency stages operating
More information2005 IEEE. Reprinted with permission.
P. Sivonen, A. Vilander, and A. Pärssinen, Cancellation of second-order intermodulation distortion and enhancement of IIP2 in common-source and commonemitter RF transconductors, IEEE Transactions on Circuits
More informationPART MAX2605EUT-T MAX2606EUT-T MAX2607EUT-T MAX2608EUT-T MAX2609EUT-T TOP VIEW IND GND. Maxim Integrated Products 1
19-1673; Rev 0a; 4/02 EVALUATION KIT MANUAL AVAILABLE 45MHz to 650MHz, Integrated IF General Description The are compact, high-performance intermediate-frequency (IF) voltage-controlled oscillators (VCOs)
More informationHigh-speed Serial Interface
High-speed Serial Interface Lect. 9 Noises 1 Block diagram Where are we today? Serializer Tx Driver Channel Rx Equalizer Sampler Deserializer PLL Clock Recovery Tx Rx 2 Sampling in Rx Interface applications
More informationDesign of the Low Phase Noise Voltage Controlled Oscillator with On-Chip Vs Off- Chip Passive Components.
3 rd International Bhurban Conference on Applied Sciences and Technology, Bhurban, Pakistan. June 07-12, 2004 Design of the Low Phase Noise Voltage Controlled Oscillator with On-Chip Vs Off- Chip Passive
More informationUMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency
UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency Jamie E. Reinhold December 15, 2011 Abstract The design, simulation and layout of a UMAINE ECE Morse code Read Only Memory and transmitter
More informationAE103 ELECTRONIC DEVICES & CIRCUITS DEC 2014
Q.2 a. State and explain the Reciprocity Theorem and Thevenins Theorem. a. Reciprocity Theorem: If we consider two loops A and B of network N and if an ideal voltage source E in loop A produces current
More informationDepartment of Electrical Engineering and Computer Sciences, University of California
Chapter 8 NOISE, GAIN AND BANDWIDTH IN ANALOG DESIGN Robert G. Meyer Department of Electrical Engineering and Computer Sciences, University of California Trade-offs between noise, gain and bandwidth are
More informationCHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN
93 CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 4.1 INTRODUCTION Ultra Wide Band (UWB) system is capable of transmitting data over a wide spectrum of frequency bands with low power and high data
More informationHA-2520, HA MHz, High Slew Rate, Uncompensated, High Input Impedance, Operational Amplifiers. Features. Applications. Ordering Information
HA-22, HA-22 Data Sheet August, 2 FN2894. 2MHz, High Slew Rate, Uncompensated, High Input Impedance, Operational Amplifiers HA-22/22 comprise a series of operational amplifiers delivering an unsurpassed
More informationPhase-locked loop PIN CONFIGURATIONS
NE/SE DESCRIPTION The NE/SE is a versatile, high guaranteed frequency phase-locked loop designed for operation up to 0MHz. As shown in the Block Diagram, the NE/SE consists of a VCO, limiter, phase comparator,
More informationLow-Noise Amplifiers
007/Oct 4, 31 1 General Considerations Noise Figure Low-Noise Amplifiers Table 6.1 Typical LNA characteristics in heterodyne systems. NF IIP 3 db 10 dbm Gain 15 db Input and Output Impedance 50 Ω Input
More informationINF4420 Switched capacitor circuits Outline
INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog
More information