RFIC DESIGN EXAMPLE: MIXER

Size: px
Start display at page:

Download "RFIC DESIGN EXAMPLE: MIXER"

Transcription

1 APPENDIX RFI DESIGN EXAMPLE: MIXER The design of radio frequency integrated circuits (RFIs) is relatively complicated, involving many steps as mentioned in hapter 15, from the design of constituent circuit elements, initial circuit design, analysis and simulation to final circuit design, analysis, simulation and optimization, layout, post-layout simulation and optimization, and final layout. In this appendix, the design of an RFI double-balanced mixer employing a Gilbert cell, which is perhaps one of the most complicated RFIs, is presented as a way to illustrate the design process of RFIs. It is particularly noted that the main objective of the mixer design presented in this appendix is to show a design process for mixers, in particular, and RFIs in general. Attempts are not made to improve the mixer topology or to achieve optimum performance for the circuit. A1.1 IRUIT DESIGN SPEIFIATIONS AND GENERAL DESIGN INFORMATION Table A1.1 shows the design specifications for the mixer. The mixer is designed to generate a 24.5-GHz radio frequency (RF) signal from a 21-GHz intermediate frequency (IF) and 3.5-GHz local oscillator (LO) signals. It is noted that the design specifications for mixers are different for their intended applications. In this design example, the mixer is used as an up-converter to generate an RF signal. Therefore, it is designed to have high linearity, high harmonic and spur rejection, and reasonable noise figure. The mixer is designed using Jazz SB18H2 BiMOS process [1]. The SiGe HBT transistors used in the mixer have a cut-off frequency of 2 GHz, which is well suited for 24.5 GHz operations. The design is carried out using both circuit simulator (adence [2]) and EM simulator (IE3D [3]). Figures obtained from the simulations are shown un-altered to keep the context close to actual designs conducted by RFI designers as much as possible. All on-chip inductors, vias, and interconnects are simulated using IE3D and the resultant S-parameters and/or equivalent-circuit models are imported into adence and used in the mixer design, simulation and optimization. The mixer layout is done using adence. A1.2 MIXER DESIGN Figure A1.1 shows the schematic of the mixer employing a double-balanced Gilbert cell [4]. LO leakage is a critical problem in the mixer design. To lessen this problem, 3.5-GHz is chosen for the LO signal, which Radio-Frequency Integrated-ircuit Engineering, First Edition. am Nguyen. 215 John Wiley & Sons, Inc. Published 215 by John Wiley & Sons, Inc. 83

2 MIXER DESIGN 831 TABLE A1.1. Mixer Design Specifications IF frequency (GHz) 21 Noise figure (db) < 8 LO frequency (GHz) 3.5 Input 1-dB power compression P in,1db (dbm) > RF frequency (GHz) 24.5 LO power (dbm) < Power conversion gain (db) > 2 LO RF isolation (db) > 4 Side-band Suppression (db) > 4 IF RF isolation (db) > 15 V dd 3pF 25pH 25pH c 3pF 21 GHz IF 6fF 4pH c V b 1 K 2K 12Ω 12Ω 7Ω 7Ω 1 K 2K LO+ c V b 2K c VbM 7Ω 2K LO 7Ω 2K LO+ 2K V b c V 6K 2K 25pH 25pH 6fF 18fF 6K 195pH 195pH 16 ff 16 ff 211fF 2pH 2fF 2fF 414pH 414pH 24.5 GHz RF Input MN Single-ended to differential Double-balanced Gilbert ell Differential to single-ended BPF Figure A1.1. Mixer schematic. is quite far away from the output RF frequency of 24.5 GHz, hence facilitating the removal of the 3.5-GHz LO signal using a low Q band-pass filter (BPF) to improve the purity of the output signal. As shown in Figure A1.1, the mixer consists of an input matching network (MN), (input) single-ended-to-differential active balun, a double-balanced Gilbert cell, an (output) differential-to-single-ended active balun, and a BPF. The input balun is used to accommodate single-ended input IF signals to facilitate on-wafer measurement. The double-balanced Gilbert cell is chosen instead of the single-balanced counterpart to enhance the IF-to-RF and LO-to-RF isolation and even-order suppression. The L tanks at the outputs of the Gilbert cell are used to boost the gain and form band-pass responses. The output balun is used to convert the differential signals at the output of the Gilbert cell to the single-ended RF signals to be used for subsequent single-ended components. This active balun also increases the gain and output power of the mixer, thus also acting as a (differential) amplifier. The BPF passes the 24.5-GHz output signal while suppressing the LO signal, lower-sideband signal at 17.5-GHz, and cross-channel coupling signal at 35 GHz. It is noted that, when used in systems, the mixer should be preceded with a BPF to reject the image signal at 28 GHz. At high frequencies, particularly in the high RF range, the effects of ground pads, vias and interconnects, including vias (even very short ones) used for connecting the transistor terminals from one metal layer to another one, on circuit performance are substantial. It is therefore important to conduct EM simulations for these elements and include the simulated results (e.g., S-parameters) in the circuit simulation. For instance, the vias used for connecting the transistor terminals from Metal 1 or 2 to Metal 6 in the mixer are simulated using IE3D and their S-parameters are included in the transistor s model (i.e., considering these vias as part of the transistor) to take into account the vias effects. It is noted that parasitic components from vias cannot be extracted from the adence RX extraction feature in the current adence version and, hence, EM simulations are the most accurate approach. Figure A1.2 shows the model of the transistors used in the mixer design including the S-parameters of the base, collector and emitter interconnecting vias. Large capacitors () and inductors (L) are used to block the unwanted D and A signals, respectively. It is noted that the post-layout simulation result for the mixer using this model and the EM-simulated S-parameters of other passive components, including interconnects, are more accurate and reliable than the post-layout simulation using the models for the transistors and passive elements from the PDK, and those extracted by the adence RX extraction. The following describes the design of the mixer s constituent components.

3 832 RFI DESIGN EXAMPLE: MIXER B B E L Base-via [S] ollector-via [S] L Transistor from PDK Emitter-via [S] L E Figure A1.2. Transistor model including S-parameters of interconnecting vias V dd R b2 R c1 R c2 IF IF+ R b3 IF M L M b Q 2 Q 3 R e1 R e2 b V b1 R b1 b Q 1 Figure A1.3. Single-ended to differential active balun. IF is the input, and IF+ and IF are the output. A1.2.1 Single-Ended to Differential Input Active Balun An active balun, as shown in Figure A1.3, is designed to convert a 21-GHz input IF signal from single-ended to differential. It consists of a differential pair (Q 2 and Q 3 ) and a current source (Q 1 ). One input of the differential pair is single-ended and another is grounded through a bypass capacitor. Resistor loads of R c1 and R c2 are used instead of inductors to save the area. The amplitude and phase balance of this input balun is strongly affected by the parasitic capacitors existing at the common node, hence by the size of transistor Q 1 of the current source. Therefore, a trade-off between the amplitude and phase balance and the gain of the input balun is needed. A small size of 6 μm is chosen for transistor Q 1 to obtain a low parasitic capacitance while providing a D current of 6 ma to the differential pair. The input MN, consisting of L M and M,is designed to match the input of the input balun to the 5-Ω source. The values for R c1 and R c2 are chosen so that the D voltage dropped in R c is.6 V, hence providing enough headroom voltages for transistors Q 1, Q 2, and Q 3. Transistors Q 2 and Q 3 are biased at D currents of 3 ma, resulting in highest possible cut-off frequency (f T ) for the transistors. Their sizes are chosen as 3 μm. The degenerative resistors R e1 and R e2 are used to increase the linearity of the input balun. Table A1.2 shows the component values of the input balun. A1.2.2 Double-Balanced Gilbert ell The double-balanced Gilbert mixer cell shown in Figure A1.4 is designed for high gain and linearity, while achieving a reasonable noise figure. It consists of the IF gain stage (Q 5 and Q 6 ), LO switching stage (Q 7,Q 8, Q 9, and Q 1 ), and current source (Q 4 ). The inductors L c1 and L c2 are used to resonate all parasitic capacitors at the outputs of the mixer and form the tuned loads. ompared to using resistor loads, the tuned load boosts

4 MIXER DESIGN 833 TABLE A1.2. Element Values of the Input Active Balun ircuit element Value Element Value Element Emitter area R c1, R c2 2 Ω b 5pF Q μm 2 R b1 2kΩ V dd 1.8 V Q 2,Q μm 2 R b2, R b3 12 kω V b1 1.3 V L M 4 ph M 6 pf V dd L c1 L c2 RF+ R b7 LO+ Q 7 Q 8 IF+ c V b3 R b5 Q 5 R b e3 R b8 RF Q 9 Q 1 LO+ LO Q 6 R e4 R b6 V b3 b IF c V b2 R b4 Q 4 b Figure A1.4. Double-balanced Gilbert mixer. the gain, increases the headroom for transistors, hence increasing the linearity of the mixer, and partly reject the unwanted output frequency components through its band-pass characteristic. As seen in Eq. (13.4), the gain of the mixer is proportional to the transconductance g m of the transistors in the (IF) gain stage and the equivalent resistance R L of the two parallel loading inductors L c1 and L c2.the equivalent load R L can be expressed as R L = QωL c,whereq is the quality factor of the inductor (L c = L c1 = L c2 ). Inductors L c1 and L c2 are designed on the thick topmost metal layer M6 and optimized using IE3D to achieve a high quality factor of 16 which helps improve the gain for the mixer. Large sizes and high bias currents for transistors Q 5 and Q 6 in the IF gain stage are desired for high gain, high linearity, and low noise for the mixer. As there is always a trade-off between the gain and power consumption for mixer design, an iterative optimization is performed to choose proper sizes and bias currents for the transistors. As a result of this analysis, transistors having configuration of one emitter, two base and two collector contacts (BEB) with an emitter area of.15 8 μm 2 are chosen for Q 5 and Q 6.Theyare biased at a current of 6.4 ma for maximum f T. Degenerative resistors R e2 of 1 Ω are used to further improve the linearity of the IF stage. Since the noise contribution of the mixer mainly comes from the IF stage as long as the transistors in the LO stage are switched abruptly, large-size Q 5 and Q 6 having two base contacts would lower the thermal noise contribution due to small base resistors. Transistor Q 4 in the current source has a size of.15 1 μm 2 and is biased at 12.8 ma to provide sufficient current for the mixer cell. The small size of Q 4 results in small parasitic capacitance and hence increasing the common-mode rejection for the mixer. Thesizesofthetransistors(Q 7,Q 8,Q 9, and Q 1 ) in the LO switching stage are chosen to be small with multibase and collector configuration for fast switching. Smaller-size transistors result in lower LO power needed at an expense of lower linearity due to lower current-handling capability. Fast switching for the LO switching stage results in improved linearity and reduced noise contribution from the LO switching transistors. Simulations show that a transistor size of.15 4 μm 2 gives lowest noise figure with a low LO power of 4 dbm. All the bypass capacitors b s have values of 5 pf. The coupling capacitors c s in the IF stage are 2 ff. The mixer core consumes a 12.8-mA D current from a supply voltage of 1.8 V.

5 834 RFI DESIGN EXAMPLE: MIXER TABLE A1.3. ircuit Element Values of the Gilbert Mixer ell Element Value Element Value Transistor Emitter area L c1 25 Ω c 2 ff Q μm 2 R b3, R b4 2kΩ V dd 1.8 V Q 5,Q μm 2 R b5 1kΩ R e2 1 Ω Q 7,Q 8,Q 9,Q μm 2 V dd RF+ c3 RF c4 R L b1 c3 L c4 R b1 c6 1 c5 RF Q 12 Q 13 L e1 L e2 V b4 R b9 b Q 11 Figure A1.5. Differential to single-ended active balun. RF+ and RF are the input and RF is the output. Table A1.3 summarizes the values of the elements used in the Gilbert mixer cell. A1.2.3 Differential to Single-Ended Output Active Balun A differential to single-ended active balun, as shown in Figure A1.5, is used at the output of the mixer core to convert differential to single-ended signals, as well as to increase the mixer s conversion gain and output power. It functions indeed as a differential amplifier. Transistors Q 12 and Q 13 are designed with a large emitter area of.15 8 μm 2 and biased at a D current of 7 ma for high gain and linearity. Transistor Q 11 biased at 14 ma functions as a D current source for this output balun. The load inductors L c3 and L c4 are optimized to tune all the parasitic capacitors at the collectors of Q 12 and Q 13, as well as form the L tanks for signal selectivity and side-band and LO suppression. L c3,l c4 are also used with capacitor c3 to form a current combiner functioning as a passive balun to convert the differential signal to single-ended signal. apacitors c3, c4, and c6 are used to provide the matching at the input and output of the output balun, respectively. Degenerative inductors L e1 and L e2 are used to increase the linearity of the output balun. There is a trade-off between the gain and linearity of the output balun due to values of the degenerative inductors. The values of L e1 and L e2 are chosen to be 25 ph through several iterations. These inductors are implemented using simple metal traces (lines). The values of the elements used in the output balun are shown in Table A1.4. A1.2.4 Band-Pass Filter Figure A1.6 shows the schematic of the BPF used at the output of the differential to single-ended output active balun to select the 24.5-GHz RF signal and suppress the lower sideband at 17.5 GHz and the cross channel TABLE A1.4. ircuit Element Values of the Output Active Balun Element Value Element Value Transistor Emitter area L c3, L c4 25 Ω c3, c4 2 ff Q μm 2 R b1, R b11 6KΩ 5 6 ff Q 12,Q μm 2 R b9 2KΩ L e1, L e2 25 ph V dd 1.8 V

6 MIXER OPTIMIZATION AND LAYOUT ph 195 ph In 16 ff 16 ff 211 ff 2 ph 2 ff 2 ff Out 414 ph 414 ph Figure A1.6. Band-pass filter. leakage at 35 GHz. Simulation results show that the BPF exhibits an insertion loss of 1.8 db at 24.5 GHz and rejection of 34 and 37 db at 17.5 and 35 GHz, respectively. A1.3 MIXER OPTIMIZATION AND LAYOUT The design of mixers at high frequencies in the RF regime is not straight forward as there are many trade-off parameters in the design and EM effects resulting from layouts. Mixer design, hence, requires various iterative optimization and layout and, in general, is performed in three stages: initial, intermediate, and final stages. In the initial design, ideal resistors, capacitors, and inductors as well as transistors from the PDK of the employed process can be used to design and optimize the mixer to meet its required specifications. Optimization of the mixer requires understanding of trade-off between the mixer parameters including gain, linearity, noise figure, power consumption, LO power level, and actual implementation of passive components (which affect the chip area). In the intermediate design stage, after the optimization of the mixer using ideal components and transistor models from the PDK in the initial design, the transistors are replaced with the model described in Figure A1.2, the designed ideal capacitors are replaced with real capacitors from the PDK, and the designed idealinductorsarereplacedby their S-parameters obtained from the EM simulated design. As expected, the performance of the resultant mixer circuit is normally different from that of the mixer based on ideal components in the initial design. Therefore, further optimization is needed for the mixer to meet the required specifications. A layout for the mixer is then prepared. In the final design stage, the interconnects resulting from the mixer layout are modeled accurately using IE3D and included in the mixer simulation. This step, requiring the use of EM simulators, is important for the mixer design. During the layout process, some already designed components, particularly inductors, may need to be modified due to constraints in the layout. The altered components then need to be simulated using an EM simulator and included in the mixer simulation. Further optimization of the mixer may be needed. ompletion of the mixer design is done in an interactive way, requiring several iterations going back and forth among the layout and EM and circuit simulations. During this process, the mixer layout also needs to be optimized to improve the mixer performance by various ways, such as reduction of parasitics, better layout symmetry, etc. Figure A1.7 shows the final layout of the entire mixer. The layout is done as symmetrical as possible in order to preserve the symmetry needed for the Gilbert mixer core to work properly. The size of the whole mixer is around 1.2 mm.9 mm, while that of the mixer core is about 6 μm 35 μm. As can been seen, most of the chip area is occupied by the passive components (mainly inductors and interconnects). Metal 6 (the topmost metal layer) is used for the IF, LO, and RF signals. A robust ground consisting of six stacked metal layers is placed around the mixer. Metal 5 and metal 6 are used for the interconnects at the LO and RF port. Poly blocking layers are inserted underneath all the inductors to prevent the poly dummies added during fabrication from affecting the inductor performance.

7 836 RFI DESIGN EXAMPLE: MIXER Figure A1.7. Mixer layout. Kf B1f Y (E3) 4 Y Frequency (GHz) (a) GHz Frequency (GHz) (b) Figure A1.8. Mixer s stability factors K (a) and B1 (b). Input power is 4 dbm. A1.4 SIMULATION RESULTS A1.4.1 Stability Stability is an important issue and should be the first to check in the mixer design. Stability can be evaluated using S-parameter simulation with the LO port terminated. When the LO port is terminated, the mixer can be considered a two-port amplifier with the IF and RF ports being the input and output ports, respectively, and its stability is checked as an amplifier. Simulations done in adence with different loads for the LO port show that the mixer is unconditionally stable from D to 8 GHz. Figure A1.8 shows the results with the LO port shorted, showing that the mixer s stability factors K and B 1 given in Eq. (1.4) are larger than 1 and, respectively. A1.4.2 Return Loss Figure A1.9 shows the simulated input (IF) and output (RF) return losses of the mixer. The input and output return losses are more than 22 and 1 db at the IF and RF frequencies of 21 and 24.5 GHz, respectively. A1.4.3 onversion Gain The mixer s conversion gain versus LO power is simulated using the harmonic-balance tool available in adence to determine the optimum LO power that provides maximum gain. The input IF signal is 4 dbm at 21 GHz. The LO signal is fixed at 3.5 GHz and its power is swept from 1 to 3 dbm in 1-dBm steps. The conversion gain is calculated as the ratio of the 24.5-GHz RF output power and 21-GHz IF input power. Figure A1.1(a) shows the simulated conversion gains versus LO power. The results show that a maximum

8 SIMULATION RESULTS 837 S 22 db2 5. S 11 db2 Output RL 5. Y (db) Input RL GHz db Frequency (GHz) 4 Figure A1.9. Mixer s input (IF) and output (RF) return loss (RL). Gain Gain Gain () Gain () PLO () E FRF (E9) (a) (b) Figure A1.1. Mixer s conversion gain versus LO power (a) and IF frequency (b). gain of 25.3 db is obtained for the mixer with an LO power of 4 dbm. This LO power is used for other simulations. The small LO power is achieved by using small-size transistors in the LO stage. The simulation for the mixer s conversion gain versus IF frequency is carried out using the harmonicbalance analysis to characterize the frequency response o the mixer with respect to the IF frequency. The IF power is set at 4 dbm and the IF frequency is swept from 16 to 26 GHz. The LO frequency and power are fixed at 3.5 GHz and 4 dbm, respectively. Figure A1.1(b) shows the simulated conversion gains versus IF frequency. As can be seen, the mixer exhibits a maximum gain of 25.5 db at an IF frequency of 21 GHz. A1.4.4 Noise Figure Figure A1.11 shows the simulated noise figure of the complete mixer versus the input IF frequency using the harmonic-balance analysis. The LO frequency and power are set at 3.5 GHz and 4 dbm, respectively, and the IF signal at 4 dbm is swept from 15 to 3 GHz. At 21 GHz, the noise figure is 7.6 db which, although not very good, is a reasonable value for the mixer used as an up-converter and meets the design requirement for the noise figure. A1.4.5 Other Mixer Performance Figure A1.12 shows the simulated gain, RF output power (at 24.5 GHz), IF-to-RF isolation, LO-to-RF isolation, and lower-sideband suppression versus the IF input power. In these simulations, the LO frequency and

9 838 RFI DESIGN EXAMPLE: MIXER NF() E Frequency (GHz) (E9) Figure A1.11. Mixer s noise figure versus IF frequency. 5. Output power (dbm), gain, and isolation (db) () Gain Low side band rejection LO RF isolation RF output power (dbm) IF RF isolation IF power (dbm) () Figure A1.12. Mixer s gain, output power, isolation and lower-sideband suppression. power are fixed at 3.5 GHz and 4 dbm, respectively, and the IF signal is set at 21 GHz, while its power is swept from 4 to 1 dbm. The simulation results show that the mixer exhibits a maximum gain of 25.3 db, 1-dB output power compression (P out-1 db) of 1.28 dbm, lower-sideband suppression of 56 db, IF RF isolation higher than 17 db, and LO RF isolation more than 6 db. Figure A1.13 displays the output signal spectrum of the mixer with 3.5-GHz LO signal of 4-dBm and 21-GHz IF signal of 23 dbm. The spectrum shows a 24.5-GHz RF tone with power of 1.28 dbm and harmonic and inter-modulation products suppressed by more than 25 db from the 24.5-GHz signal. By changing the bias voltage V b2 of the Gilbert cell, indicated in Figure A1.4, from.78 to 1.3 V, the gain of the mixer changes from 1 to db, which signifies that the designed mixer can work as a variable-gain mixer with a substantial gain-tuning range. The performance of the mixer is summarized and compared with the design specifications in Table A1.5. It shows that the designed mixer meets the required specifications. A1.5 MEASURED RESULTS Figure A1.14 shows the mixer fabricated on the Jazz SB18H2 BiMOS process. The fabricated mixer was measured on-wafer using a Rhode & Schwarz vector network analyzer and ascade probe station. The short-open-load-thru calibration method along with Microtech s impedance standard substrate standards

10 MEASURED RESULTS 839 TABLE A1.5. Simulated Performance versus Specifications Parameter Design specification Simulated results IF frequency (GHz) LO frequency (GHz) RF frequency (GHz) Power conversion gain (db) Side-band suppression (db) 4 56 Noise figure (db) P in,1db (dbm) > 1.28 LO power (dbm) < 4 LO RF isolation (db) >4 6 IF RF isolation (db) > GHz 1.28 dbm 1. Output power (dbm) GHz db Frequency (GHz) Figure A1.13. Mixer s output spectrum. Figure A1.14. Mixer s microphotograph. was used. The mixer s stability was first confirmed by calculating the stability factors K (> 1) and B 1 (> ) using the measured S-parameters. The mixer consumes a current of 4 ma from a power supply of 1.8 V. The measured and simulated results agree reasonably well, validating our design. Some of the measured results are described as follows. Figure A1.15 shows the simulated and measured input and output return losses versus IF and RF frequencies. Figure A1.16 shows the simulated and measured conversion gain and output power versus IF input

11 84 RFI DESIGN EXAMPLE: MIXER Output return loss Input and output return loss (db) Input return loss 2 Measured Simulated Frequency (GHz) Figure A1.15. Simulated and measured input and output return losses of mixer. onversion gain (db) and output power (dbm) onversion gain 35 RF output power IF input power (dbm) Measured Simulated 15 1 Figure A1.16. Simulated and measured conversion gain and output power of mixer. power, where the LO frequency and power are fixed at 3.5 GHz and 2 dbm, respectively, while the IF frequency is set to 21 GHz. REFERENES 1. Jazz Semiconductor, 4321 Jamboree Road, Newport Beach, A adence Design Systems, Inc., 2655 Seely Avenue, San Jose, A IE3D, Zeland Software, Inc., Fremont, A, B. Gilbert, A Precise Four-Quadrant Multiplier with Subnanosecond Response, IEEE J. Solid-State ircuits, Vol. 3, pp , Dec

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver Arvin R. Shahani, Derek K. Shaeffer, Thomas H. Lee Stanford University, Stanford, CA At submicron channel lengths, CMOS is

More information

Low Flicker Noise Current-Folded Mixer

Low Flicker Noise Current-Folded Mixer Chapter 4 Low Flicker Noise Current-Folded Mixer The chapter presents a current-folded mixer achieving low 1/f noise for low power direct conversion receivers. Section 4.1 introduces the necessity of low

More information

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 93 CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 4.1 INTRODUCTION Ultra Wide Band (UWB) system is capable of transmitting data over a wide spectrum of frequency bands with low power and high data

More information

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design Chapter 6 Case Study: 2.4-GHz Direct Conversion Receiver The chapter presents a 0.25-µm CMOS receiver front-end designed for 2.4-GHz direct conversion RF transceiver and demonstrates the necessity and

More information

95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS

95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS 95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS Ekaterina Laskin, Mehdi Khanpour, Ricardo Aroca, Keith W. Tang, Patrice Garcia 1, Sorin P. Voinigescu University

More information

CHAPTER 4. Practical Design

CHAPTER 4. Practical Design CHAPTER 4 Practical Design The results in Chapter 3 indicate that the 2-D CCS TL can be used to synthesize a wider range of characteristic impedance, flatten propagation characteristics, and place passive

More information

RF9986. Micro-Cell PCS Base Stations Portable Battery Powered Equipment

RF9986. Micro-Cell PCS Base Stations Portable Battery Powered Equipment RF996 CDMA/TDMA/DCS900 PCS Systems PHS 500/WLAN 2400 Systems General Purpose Down Converter Micro-Cell PCS Base Stations Portable Battery Powered Equipment The RF996 is a monolithic integrated receiver

More information

A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications*

A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications* FA 8.2: S. Wu, B. Razavi A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications* University of California, Los Angeles, CA This dual-band CMOS receiver for GSM and DCS1800 applications incorporates

More information

Technology Overview. MM-Wave SiGe IC Design

Technology Overview. MM-Wave SiGe IC Design Sheet Code RFi0606 Technology Overview MM-Wave SiGe IC Design Increasing consumer demand for high data-rate wireless applications has resulted in development activity to exploit the mm-wave frequency range

More information

An Inductor-Based 52-GHz 0.18 µm SiGe HBT Cascode LNA with 22 db Gain

An Inductor-Based 52-GHz 0.18 µm SiGe HBT Cascode LNA with 22 db Gain An Inductor-Based 52-GHz 0.18 µm SiGe HBT Cascode LNA with 22 db Gain Michael Gordon, Sorin P. Voinigescu University of Toronto Toronto, Ontario, Canada ESSCIRC 2004, Leuven, Belgium Outline Motivation

More information

LC VCO Design Procedure

LC VCO Design Procedure L VO Design Procedure 116 UMTS VO VO design parameters Design requirement Oscillating frequency 2.1GHz Tuning range 400MHz Voltage swing 0.7V Phase noise -110dBc@1MHz Supply voltage 3V Power consumption

More information

THE rapid growth of portable wireless communication

THE rapid growth of portable wireless communication 1166 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 8, AUGUST 1997 A Class AB Monolithic Mixer for 900-MHz Applications Keng Leong Fong, Christopher Dennis Hull, and Robert G. Meyer, Fellow, IEEE Abstract

More information

RF2418 LOW CURRENT LNA/MIXER

RF2418 LOW CURRENT LNA/MIXER LOW CURRENT LNA/MIXER RoHS Compliant & Pb-Free Product Package Style: SOIC-14 Features Single 3V to 6.V Power Supply High Dynamic Range Low Current Drain High LO Isolation LNA Power Down Mode for Large

More information

A 5 GHz CMOS Low Power Down-conversion Mixer for Wireless LAN Applications

A 5 GHz CMOS Low Power Down-conversion Mixer for Wireless LAN Applications Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTES, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November 1-, 2006 26 A 5 GHz COS Low Power Down-conversion ixer for Wireless LAN Applications

More information

A GHz MICROWAVE UP CONVERSION MIXERS USING THE CONCEPTS OF DISTRIBUTED AND DOUBLE BALANCED MIXING FOR OBTAINING LO AND RF (LSB) REJECTION

A GHz MICROWAVE UP CONVERSION MIXERS USING THE CONCEPTS OF DISTRIBUTED AND DOUBLE BALANCED MIXING FOR OBTAINING LO AND RF (LSB) REJECTION A 2-40 GHz MICROWAVE UP CONVERSION MIXERS USING THE CONCEPTS OF DISTRIBUTED AND DOUBLE BALANCED MIXING FOR OBTAINING LO AND RF (LSB) REJECTION M. Mehdi, C. Rumelhard, J. L. Polleux, B. Lefebvre* ESYCOM

More information

PART MAX2605EUT-T MAX2606EUT-T MAX2607EUT-T MAX2608EUT-T MAX2609EUT-T TOP VIEW IND GND. Maxim Integrated Products 1

PART MAX2605EUT-T MAX2606EUT-T MAX2607EUT-T MAX2608EUT-T MAX2609EUT-T TOP VIEW IND GND. Maxim Integrated Products 1 19-1673; Rev 0a; 4/02 EVALUATION KIT MANUAL AVAILABLE 45MHz to 650MHz, Integrated IF General Description The are compact, high-performance intermediate-frequency (IF) voltage-controlled oscillators (VCOs)

More information

Design of a Low Noise Amplifier using 0.18µm CMOS technology

Design of a Low Noise Amplifier using 0.18µm CMOS technology The International Journal Of Engineering And Science (IJES) Volume 4 Issue 6 Pages PP.11-16 June - 2015 ISSN (e): 2319 1813 ISSN (p): 2319 1805 Design of a Low Noise Amplifier using 0.18µm CMOS technology

More information

PROJECT ON MIXED SIGNAL VLSI

PROJECT ON MIXED SIGNAL VLSI PROJECT ON MXED SGNAL VLS Submitted by Vipul Patel TOPC: A GLBERT CELL MXER N CMOS AND BJT TECHNOLOGY 1 A Gilbert Cell Mixer in CMOS and BJT technology Vipul Patel Abstract This paper describes a doubly

More information

Design and Simulation of Voltage-Mode and Current-Mode Class-D Power Amplifiers for 2.4 GHz Applications

Design and Simulation of Voltage-Mode and Current-Mode Class-D Power Amplifiers for 2.4 GHz Applications Design and Simulation of Voltage-Mode and Current-Mode Class-D Power Amplifiers for 2.4 GHz Applications Armindo António Barão da Silva Pontes Abstract This paper presents the design and simulations of

More information

Design and Layout of a X-Band MMIC Power Amplifier in a Phemt Technology

Design and Layout of a X-Band MMIC Power Amplifier in a Phemt Technology Design and Layout of a X-Band MMIC Power Amplifier in a Phemt Technology Renbin Dai, and Rana Arslan Ali Khan Abstract The design of Class A and Class AB 2-stage X band Power Amplifier is described in

More information

ACMOS RF up/down converter would allow a considerable

ACMOS RF up/down converter would allow a considerable IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 7, JULY 1997 1151 Low Voltage Performance of a Microwave CMOS Gilbert Cell Mixer P. J. Sullivan, B. A. Xavier, and W. H. Ku Abstract This paper demonstrates

More information

433MHz front-end with the SA601 or SA620

433MHz front-end with the SA601 or SA620 433MHz front-end with the SA60 or SA620 AN9502 Author: Rob Bouwer ABSTRACT Although designed for GHz, the SA60 and SA620 can also be used in the 433MHz ISM band. The SA60 performs amplification of the

More information

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell 1 Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell Yee-Huan Ng, Po-Chia Lai, and Jia Ruan Abstract This paper presents a GPS receiver front end design that is based on the single-stage quadrature

More information

W-CDMA Upconverter and PA Driver with Power Control

W-CDMA Upconverter and PA Driver with Power Control 19-2108; Rev 1; 8/03 EVALUATION KIT AVAILABLE W-CDMA Upconverter and PA Driver General Description The upconverter and PA driver IC is designed for emerging ARIB (Japan) and ETSI-UMTS (Europe) W-CDMA applications.

More information

Low-Voltage IF Transceiver with Limiter/RSSI and Quadrature Modulator

Low-Voltage IF Transceiver with Limiter/RSSI and Quadrature Modulator 19-1296; Rev 2; 1/1 EVALUATION KIT MANUAL FOLLOWS DATA SHEET Low-Voltage IF Transceiver with General Description The is a highly integrated IF transceiver for digital wireless applications. It operates

More information

A 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE MICHAEL PETERS. B.S., Kansas State University, 2009 A REPORT

A 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE MICHAEL PETERS. B.S., Kansas State University, 2009 A REPORT A 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE by MICHAEL PETERS B.S., Kansas State University, 2009 A REPORT submitted in partial fulfillment of the requirements for the degree MASTER OF SCIENCE Department

More information

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9 ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9 11.9 A Single-Chip Linear CMOS Power Amplifier for 2.4 GHz WLAN Jongchan Kang 1, Ali Hajimiri 2, Bumman Kim 1 1 Pohang University of Science

More information

LF to 4 GHz High Linearity Y-Mixer ADL5350

LF to 4 GHz High Linearity Y-Mixer ADL5350 LF to GHz High Linearity Y-Mixer ADL535 FEATURES Broadband radio frequency (RF), intermediate frequency (IF), and local oscillator (LO) ports Conversion loss:. db Noise figure:.5 db High input IP3: 25

More information

65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers

65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers 65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers Michael Gordon, Terry Yao, Sorin P. Voinigescu University of Toronto March 10 2006, UBC, Vancouver Outline Motivation mm-wave

More information

IAM-8 Series Active Mixers. Application Note S013

IAM-8 Series Active Mixers. Application Note S013 IAM-8 Series Active Mixers Application Note S013 Introduction Hewlett-Packard s IAM-8 products are Gilbert cell based double balanced active mixers capable of accepting RF inputs up to 5 GHz and producing

More information

Evaluating and Optimizing Tradeoffs in CMOS RFIC Upconversion Mixer Design. by Dr. Stephen Long University of California, Santa Barbara

Evaluating and Optimizing Tradeoffs in CMOS RFIC Upconversion Mixer Design. by Dr. Stephen Long University of California, Santa Barbara Evaluating and Optimizing Tradeoffs in CMOS RFIC Upconversion Mixer Design by Dr. Stephen Long University of California, Santa Barbara It is not easy to design an RFIC mixer. Different, sometimes conflicting,

More information

A Passive X-Band Double Balanced Mixer Utilizing Diode Connected SiGe HBTs

A Passive X-Band Double Balanced Mixer Utilizing Diode Connected SiGe HBTs Downloaded from orbit.dtu.d on: Nov 29, 218 A Passive X-Band Double Balanced Mixer Utilizing Diode Connected SiGe HBTs Michaelsen, Rasmus Schandorph; Johansen, Tom Keinice; Tamborg, Kjeld; Zhurbeno, Vitaliy

More information

The Design of E-band MMIC Amplifiers

The Design of E-band MMIC Amplifiers The Design of E-band MMIC Amplifiers Liam Devlin, Stuart Glynn, Graham Pearson, Andy Dearn * Plextek Ltd, London Road, Great Chesterford, Essex, CB10 1NY, UK; (lmd@plextek.co.uk) Abstract The worldwide

More information

825MHz to 915MHz, SiGe High-Linearity Active Mixer

825MHz to 915MHz, SiGe High-Linearity Active Mixer 19-2489; Rev 1; 9/02 825MHz to 915MHz, SiGe High-Linearity General Description The fully integrated SiGe mixer is optimized to meet the demanding requirements of GSM850, GSM900, and CDMA850 base-station

More information

RF Integrated Circuits

RF Integrated Circuits Introduction and Motivation RF Integrated Circuits The recent explosion in the radio frequency (RF) and wireless market has caught the semiconductor industry by surprise. The increasing demand for affordable

More information

Lecture 20: Passive Mixers

Lecture 20: Passive Mixers EECS 142 Lecture 20: Passive Mixers Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California, Berkeley EECS 142 Lecture 20 p.

More information

14 MHz Single Side Band Receiver

14 MHz Single Side Band Receiver EPFL - LEG Laboratoires à options 8 ème semestre MHz Single Side Band Receiver. Objectives. The objective of this work is to calculate and adjust the key elements of an Upper Side Band Receiver in the

More information

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation Mahdi Parvizi a), and Abdolreza Nabavi b) Microelectronics Laboratory, Tarbiat Modares University, Tehran

More information

Receiver Architecture

Receiver Architecture Receiver Architecture Receiver basics Channel selection why not at RF? BPF first or LNA first? Direct digitization of RF signal Receiver architectures Sub-sampling receiver noise problem Heterodyne receiver

More information

ETI , Good luck! Written Exam Integrated Radio Electronics. Lund University Dept. of Electroscience

ETI , Good luck! Written Exam Integrated Radio Electronics. Lund University Dept. of Electroscience und University Dept. of Electroscience EI170 Written Exam Integrated adio Electronics 2010-03-10, 08.00-13.00 he exam consists of 5 problems which can give a maximum of 6 points each. he total maximum

More information

Hot Topics and Cool Ideas in Scaled CMOS Analog Design

Hot Topics and Cool Ideas in Scaled CMOS Analog Design Engineering Insights 2006 Hot Topics and Cool Ideas in Scaled CMOS Analog Design C. Patrick Yue ECE, UCSB October 27, 2006 Slide 1 Our Research Focus High-speed analog and RF circuits Device modeling,

More information

Application Note 5525

Application Note 5525 Using the Wafer Scale Packaged Detector in 2 to 6 GHz Applications Application Note 5525 Introduction The is a broadband directional coupler with integrated temperature compensated detector designed for

More information

An 18 to 40GHz Double Balanced Mixer MMIC

An 18 to 40GHz Double Balanced Mixer MMIC An 18 to 40GHz Double Balanced Mixer MMIC Andy Dearn*, Liam Devlin*, Roni Livney, Sahar Merhav * Plextek Ltd, London Road, Great Chesterford, Essex, CB10 1NY, UK; (lmd@plextek.co.uk) Elisra Electronic

More information

Wafer-scale 3D integration of silicon-on-insulator RF amplifiers

Wafer-scale 3D integration of silicon-on-insulator RF amplifiers Wafer-scale integration of silicon-on-insulator RF amplifiers The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published

More information

AN4819 Application note

AN4819 Application note Application note PCB design guidelines for the BlueNRG-1 device Introduction The BlueNRG1 is a very low power Bluetooth low energy (BLE) single-mode system-on-chip compliant with Bluetooth specification

More information

PARAMETER CONDITIONS TYPICAL PERFORMANCE Operating Supply Voltage 3.1V to 3.5V Supply Current V CC = 3.3V, LO applied 152mA

PARAMETER CONDITIONS TYPICAL PERFORMANCE Operating Supply Voltage 3.1V to 3.5V Supply Current V CC = 3.3V, LO applied 152mA DESCRIPTION LT5578 Demonstration circuit 1545A-x is a high linearity upconverting mixer featuring the LT5578. The LT 5578 is a high performance upconverting mixer IC optimized for output frequencies in

More information

California Eastern Laboratories

California Eastern Laboratories California Eastern Laboratories AN143 Design of Power Amplifier Using the UPG2118K APPLICATION NOTE I. Introduction Renesas' UPG2118K is a 3-stage 1.5W GaAs MMIC power amplifier that is usable from approximately

More information

A 2.4-GHz 24-dBm SOI CMOS Power Amplifier with Fully Integrated Output Balun and Switched Capacitors for Load Line Adaptation

A 2.4-GHz 24-dBm SOI CMOS Power Amplifier with Fully Integrated Output Balun and Switched Capacitors for Load Line Adaptation A 2.4-GHz 24-dBm SOI CMOS Power Amplifier with Fully Integrated Output Balun and Switched Capacitors for Load Line Adaptation Francesco Carrara 1, Calogero D. Presti 2,1, Fausto Pappalardo 1, and Giuseppe

More information

Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design

Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design 2016 International Conference on Information Technology Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design Shasanka Sekhar Rout Department of Electronics & Telecommunication

More information

1 of 7 12/20/ :04 PM

1 of 7 12/20/ :04 PM 1 of 7 12/20/2007 11:04 PM Trusted Resource for the Working RF Engineer [ C o m p o n e n t s ] Build An E-pHEMT Low-Noise Amplifier Although often associated with power amplifiers, E-pHEMT devices are

More information

A GHz MONOLITHIC GILBERT CELL MIXER. Andrew Dearn and Liam Devlin* Introduction

A GHz MONOLITHIC GILBERT CELL MIXER. Andrew Dearn and Liam Devlin* Introduction A 40 45 GHz MONOLITHIC GILBERT CELL MIXER Andrew Dearn and Liam Devlin* Introduction Millimetre-wave mixers are commonly realised using hybrid fabrication techniques, with diodes as the nonlinear mixing

More information

Quiz2: Mixer and VCO Design

Quiz2: Mixer and VCO Design Quiz2: Mixer and VCO Design Fei Sun and Hao Zhong 1 Question1 - Mixer Design 1.1 Design Criteria According to the specifications described in the problem, we can get the design criteria for mixer design:

More information

Technical Article A DIRECT QUADRATURE MODULATOR IC FOR 0.9 TO 2.5 GHZ WIRELESS SYSTEMS

Technical Article A DIRECT QUADRATURE MODULATOR IC FOR 0.9 TO 2.5 GHZ WIRELESS SYSTEMS Introduction As wireless system designs have moved from carrier frequencies at approximately 9 MHz to wider bandwidth applications like Personal Communication System (PCS) phones at 1.8 GHz and wireless

More information

A 3-Stage Shunt-Feedback Op-Amp having 19.2dB Gain, 54.1dBm OIP3 (2GHz), and 252 OIP3/P DC Ratio

A 3-Stage Shunt-Feedback Op-Amp having 19.2dB Gain, 54.1dBm OIP3 (2GHz), and 252 OIP3/P DC Ratio International Microwave Symposium 2011 Chart 1 A 3-Stage Shunt-Feedback Op-Amp having 19.2dB Gain, 54.1dBm OIP3 (2GHz), and 252 OIP3/P DC Ratio Zach Griffith, M. Urteaga, R. Pierson, P. Rowell, M. Rodwell,

More information

Aspemyr, Lars; Jacobsson, Harald; Bao, Mingquan; Sjöland, Henrik; Ferndal, Mattias; Carchon, G

Aspemyr, Lars; Jacobsson, Harald; Bao, Mingquan; Sjöland, Henrik; Ferndal, Mattias; Carchon, G A 15 GHz and a 2 GHz low noise amplifier in 9 nm RF CMOS Aspemyr, Lars; Jacobsson, Harald; Bao, Mingquan; Sjöland, Henrik; Ferndal, Mattias; Carchon, G Published in: Topical Meeting on Silicon Monolithic

More information

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004 Designing a 960 MHz CMOS LNA and Mixer using ADS EE 5390 RFIC Design Michelle Montoya Alfredo Perez April 15, 2004 The University of Texas at El Paso Dr Tim S. Yao ABSTRACT Two circuits satisfying the

More information

Introduction to Surface Acoustic Wave (SAW) Devices

Introduction to Surface Acoustic Wave (SAW) Devices May 31, 2018 Introduction to Surface Acoustic Wave (SAW) Devices Part 7: Basics of RF Circuits Ken-ya Hashimoto Chiba University k.hashimoto@ieee.org http://www.te.chiba-u.jp/~ken Contents Noise Figure

More information

The Design of A 125W L-Band GaN Power Amplifier

The Design of A 125W L-Band GaN Power Amplifier Sheet Code RFi0613 White Paper The Design of A 125W L-Band GaN Power Amplifier This paper describes the design and evaluation of a single stage 125W L-Band GaN Power Amplifier using a low-cost packaged

More information

PART 20 IF_IN LO_V CC 10 TANK 11 TANK 13 LO_GND I_IN 5 Q_IN 6 Q_IN 7 Q_IN 18 V CC

PART 20 IF_IN LO_V CC 10 TANK 11 TANK 13 LO_GND I_IN 5 Q_IN 6 Q_IN 7 Q_IN 18 V CC 19-0455; Rev 1; 9/98 EALUATION KIT AAILABLE 3, Ultra-Low-Power Quadrature General Description The combines a quadrature modulator and quadrature demodulator with a supporting oscillator and divide-by-8

More information

RFIC DESIGN ELEN 351 Session4

RFIC DESIGN ELEN 351 Session4 RFIC DESIGN ELEN 351 Session4 Dr. Allen Sweet January 29, 2003 Copy right 2003 ELEN 351 1 Power Amplifier Classes Indicate Efficiency and Linearity Class A: Most linear, max efficiency is 50% Class AB:

More information

Low Noise Amplifier Design

Low Noise Amplifier Design THE UNIVERSITY OF TEXAS AT DALLAS DEPARTMENT OF ELECTRICAL ENGINEERING EERF 6330 RF Integrated Circuit Design (Spring 2016) Final Project Report on Low Noise Amplifier Design Submitted To: Dr. Kenneth

More information

Features. FREQUENCY 900MHz 1950MHz 2450MHz NF (db) NF (db) IIP3 (dbm) GAIN (db)

Features. FREQUENCY 900MHz 1950MHz 2450MHz NF (db) NF (db) IIP3 (dbm) GAIN (db) EVALUATION KIT AVAILABLE MAX// to.ghz, Low-Noise, General Description The MAX// miniature, low-cost, low-noise downconverter mixers are designed for lowvoltage operation and are ideal for use in portable

More information

DC-coupled directional bridge front-end for vector network analyzer receiver in GHz-range

DC-coupled directional bridge front-end for vector network analyzer receiver in GHz-range DC-coupled directional bridge front-end for vector network analyzer receiver in GHz-range Guus Colman a), Johan Bauwelinck, and Jan Vandewege Department of Information Technology, Ghent University Sint-Pietersnieuwstraat

More information

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS -3GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS Hyohyun Nam and Jung-Dong Park a Division of Electronics and Electrical Engineering, Dongguk University, Seoul E-mail

More information

ATF High Intercept Low Noise Amplifier for the MHz PCS Band using the Enhancement Mode PHEMT

ATF High Intercept Low Noise Amplifier for the MHz PCS Band using the Enhancement Mode PHEMT ATF-54143 High Intercept Low Noise Amplifier for the 185 191 MHz PCS Band using the Enhancement Mode PHEMT Application Note 1222 Introduction Avago Technologies ATF-54143 is a low noise enhancement mode

More information

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 678A 40MHZ TO 900MHZ DIRECT CONVERSION QUADRATURE DEMODULATOR

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 678A 40MHZ TO 900MHZ DIRECT CONVERSION QUADRATURE DEMODULATOR DESCRIPTION QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 678A LT5517 Demonstration circuit 678A is a 40MHz to 900MHz Direct Conversion Quadrature Demodulator featuring the LT5517. The LT 5517 is a direct

More information

RF transmitter with Cartesian feedback

RF transmitter with Cartesian feedback UNIVERSITY OF MICHIGAN EECS 522 FINAL PROJECT: RF TRANSMITTER WITH CARTESIAN FEEDBACK 1 RF transmitter with Cartesian feedback Alexandra Holbel, Fu-Pang Hsu, and Chunyang Zhai, University of Michigan Abstract

More information

Designing Bipolar Transistor Radio Frequency Integrated Circuits

Designing Bipolar Transistor Radio Frequency Integrated Circuits Designing Bipolar Transistor Radio Frequency Integrated Circuits Allen A. Sweet ARTECH H O U S E BOSTON LONDON artechhouse.com Acknowledgments CHAPTER 1 Introduction CHAPTER 2 Applications 2.1 Cellular/PCS

More information

ISSCC 2006 / SESSION 10 / mm-wave AND BEYOND / 10.1

ISSCC 2006 / SESSION 10 / mm-wave AND BEYOND / 10.1 10.1 A 77GHz 4-Element Phased Array Receiver with On-Chip Dipole Antennas in Silicon A. Babakhani, X. Guan, A. Komijani, A. Natarajan, A. Hajimiri California Institute of Technology, Pasadena, CA Achieving

More information

Design and optimization of a 2.4 GHz RF front-end with an on-chip balun

Design and optimization of a 2.4 GHz RF front-end with an on-chip balun Vol. 32, No. 9 Journal of Semiconductors September 2011 Design and optimization of a 2.4 GHz RF front-end with an on-chip balun Xu Hua( 徐化 ) 1;, Wang Lei( 王磊 ) 2, Shi Yin( 石寅 ) 1, and Dai Fa Foster( 代伐

More information

Application Note 1360

Application Note 1360 ADA-4743 +17 dbm P1dB Avago Darlington Amplifier Application Note 1360 Description Avago Technologies Darlington Amplifier, ADA-4743 is a low current silicon gain block RFIC amplifier housed in a 4-lead

More information

Low Distortion Mixer AD831

Low Distortion Mixer AD831 a FEATURES Doubly-Balanced Mixer Low Distortion +2 dbm Third Order Intercept (IP3) + dbm 1 db Compression Point Low LO Drive Required: dbm Bandwidth MHz RF and LO Input Bandwidths 2 MHz Differential Current

More information

1GHz low voltage LNA, mixer and VCO

1GHz low voltage LNA, mixer and VCO DESCRIPTION The is a combined RF amplifier, VCO with tracking bandpass filter and mixer designed for high-performance low-power communication systems from 800-1200MHz. The low-noise preamplifier has a

More information

High Gain Low Noise Amplifier Design Using Active Feedback

High Gain Low Noise Amplifier Design Using Active Feedback Chapter 6 High Gain Low Noise Amplifier Design Using Active Feedback In the previous two chapters, we have used passive feedback such as capacitor and inductor as feedback. This chapter deals with the

More information

Application Note 1299

Application Note 1299 A Low Noise High Intercept Point Amplifier for 9 MHz Applications using ATF-54143 PHEMT Application Note 1299 1. Introduction The Avago Technologies ATF-54143 is a low noise enhancement mode PHEMT designed

More information

Streamlined Design of SiGe Based Power Amplifiers

Streamlined Design of SiGe Based Power Amplifiers ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 13, Number 1, 2010, 22 32 Streamlined Design of SiGe Based Power Amplifiers Mladen BOŽANIĆ1, Saurabh SINHA 1, Alexandru MÜLLER2 1 Department

More information

AN-1098 APPLICATION NOTE

AN-1098 APPLICATION NOTE APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Methodology for Narrow-Band Interface Design Between High Performance

More information

DESCRIPTIO APPLICATIO S. LT5511 High Signal Level Upconverting Mixer FEATURES TYPICAL APPLICATIO

DESCRIPTIO APPLICATIO S. LT5511 High Signal Level Upconverting Mixer FEATURES TYPICAL APPLICATIO LT High Signal Level Upconverting Mixer FEATURES Wide RF Output Frequency Range to MHz Broadband RF and IF Operation +7dBm Typical Input IP (at 9MHz) +dbm IF Input for db RF Output Compression Integrated

More information

TSEK03: Radio Frequency Integrated Circuits (RFIC) Lecture 5-6: Mixers

TSEK03: Radio Frequency Integrated Circuits (RFIC) Lecture 5-6: Mixers TSEK03: Radio Frequency Integrated Circuits (RFIC) Lecture 5-6: Mixers Ted Johansson, EKS, ISY ted.johansson@liu.se Overview 2 Razavi: Chapter 6.1-6.3, pp. 343-398. Lee: Chapter 13. 6.1 Mixers general

More information

30% PAE W-band InP Power Amplifiers using Sub-quarter-wavelength Baluns for Series-connected Power-combining

30% PAE W-band InP Power Amplifiers using Sub-quarter-wavelength Baluns for Series-connected Power-combining 2013 IEEE Compound Semiconductor IC Symposium, October 13-15, Monterey, C 30% PAE W-band InP Power Amplifiers using Sub-quarter-wavelength Baluns for Series-connected Power-combining 1 H.C. Park, 1 S.

More information

Methodology for MMIC Layout Design

Methodology for MMIC Layout Design 17 Methodology for MMIC Layout Design Fatima Salete Correra 1 and Eduardo Amato Tolezani 2, 1 Laboratório de Microeletrônica da USP, Av. Prof. Luciano Gualberto, tr. 3, n.158, CEP 05508-970, São Paulo,

More information

THERE is currently a great deal of activity directed toward

THERE is currently a great deal of activity directed toward IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 12, DECEMBER 1997 2097 A 2.5-GHz BiCMOS Transceiver for Wireless LAN s Robert G. Meyer, Fellow IEEE, William D. Mack, Senior Member IEEE, and Johannes

More information

Up to 6 GHz Low Noise Silicon Bipolar Transistor Chip. Technical Data AT-41400

Up to 6 GHz Low Noise Silicon Bipolar Transistor Chip. Technical Data AT-41400 Up to 6 GHz Low Noise Silicon Bipolar Transistor Chip Technical Data AT-1 Features Low Noise Figure: 1.6 db Typical at 3. db Typical at. GHz High Associated Gain: 1.5 db Typical at 1.5 db Typical at. GHz

More information

Case Study: Osc2 Design of a C-Band VCO

Case Study: Osc2 Design of a C-Band VCO MICROWAVE AND RF DESIGN Case Study: Osc2 Design of a C-Band VCO Presented by Michael Steer Reading: Chapter 20, 20.5,6 Index: CS_Osc2 Based on material in Microwave and RF Design: A Systems Approach, 2

More information

A GSM Band Low-Power LNA 1. LNA Schematic

A GSM Band Low-Power LNA 1. LNA Schematic A GSM Band Low-Power LNA 1. LNA Schematic Fig1.1 Schematic of the Designed LNA 2. Design Summary Specification Required Simulation Results Peak S21 (Gain) > 10dB >11 db 3dB Bandwidth > 200MHz (

More information

GHz Upconverter/Amplifier. Technical Data HPMX 2006 YYWW HPMX 2006 YYWW HPMX-2006

GHz Upconverter/Amplifier. Technical Data HPMX 2006 YYWW HPMX 2006 YYWW HPMX-2006 .8 2.5 GHz Upconverter/Amplifier Technical Data HPMX-26 Features Wide Band Operation RF Output: 8-25 MHz IF Input: DC- 9 MHz 2.7-5.5 V Operation Mixer + Amplifier: 38 ma Mixer only: 15 ma Standby Mode:

More information

A 3 8 GHz Broadband Low Power Mixer

A 3 8 GHz Broadband Low Power Mixer PIERS ONLINE, VOL. 4, NO. 3, 8 361 A 3 8 GHz Broadband Low Power Mixer Chih-Hau Chen and Christina F. Jou Institute of Communication Engineering, National Chiao Tung University, Hsinchu, Taiwan Abstract

More information

Design and Simulation Study of Active Balun Circuits for WiMAX Applications

Design and Simulation Study of Active Balun Circuits for WiMAX Applications Design and Simulation Study of Circuits for WiMAX Applications Frederick Ray I. Gomez 1,2,*, John Richard E. Hizon 2 and Maria Theresa G. De Leon 2 1 New Product Introduction Department, Back-End Manufacturing

More information

Bluetooth Receiver. Ryan Rogel, Kevin Owen I. INTRODUCTION

Bluetooth Receiver. Ryan Rogel, Kevin Owen I. INTRODUCTION 1 Bluetooth Receiver Ryan Rogel, Kevin Owen Abstract A Bluetooth radio front end is developed and each block is characterized. Bits are generated in MATLAB, GFSK endcoded, and used as the input to this

More information

INVENTION DISCLOSURE- ELECTRONICS SUBJECT MATTER IMPEDANCE MATCHING ANTENNA-INTEGRATED HIGH-EFFICIENCY ENERGY HARVESTING CIRCUIT

INVENTION DISCLOSURE- ELECTRONICS SUBJECT MATTER IMPEDANCE MATCHING ANTENNA-INTEGRATED HIGH-EFFICIENCY ENERGY HARVESTING CIRCUIT INVENTION DISCLOSURE- ELECTRONICS SUBJECT MATTER IMPEDANCE MATCHING ANTENNA-INTEGRATED HIGH-EFFICIENCY ENERGY HARVESTING CIRCUIT ABSTRACT: This paper describes the design of a high-efficiency energy harvesting

More information

Application Note 5057

Application Note 5057 A 1 MHz to MHz Low Noise Feedback Amplifier using ATF-4143 Application Note 7 Introduction In the last few years the leading technology in the area of low noise amplifier design has been gallium arsenide

More information

IF Digitally Controlled Variable-Gain Amplifier

IF Digitally Controlled Variable-Gain Amplifier 19-2601; Rev 1; 2/04 IF Digitally Controlled Variable-Gain Amplifier General Description The high-performance, digitally controlled variable-gain amplifier is designed for use from 0MHz to 400MHz. The

More information

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS 46 CHAPTER 3 CMOS LOW NOISE AMPLIFIERS 3.1 INTRODUCTION The Low Noise Amplifier (LNA) plays an important role in the receiver design. LNA serves as the first block in the RF receiver. It is a critical

More information

High Frequency VCO Design and Schematics

High Frequency VCO Design and Schematics High Frequency VCO Design and Schematics Iulian Rosu, YO3DAC / VA3IUL, http://www.qsl.net/va3iul/ This note will review the process by which VCO (Voltage Controlled Oscillator) designers choose their oscillator

More information

Double-balanced mixer and oscillator

Double-balanced mixer and oscillator NE/SA DESCRIPTION The NE/SA is a low-power VHF monolithic double-balanced mixer with input amplifier, on-board oscillator, and voltage regulator. It is intended for high performance, low power communication

More information

Low voltage LNA, mixer and VCO 1GHz

Low voltage LNA, mixer and VCO 1GHz DESCRIPTION The is a combined RF amplifier, VCO with tracking bandpass filter and mixer designed for high-performance low-power communication systems from 800-1200MHz. The low-noise preamplifier has a

More information

CHAPTER 2 THE DESIGN OF ACTIVE POLYPHASE FILTER

CHAPTER 2 THE DESIGN OF ACTIVE POLYPHASE FILTER CHAPTER 2 THE DESIGN OF ACTIVE POLYPHASE FILTER 2.1 INTRODUCTION The fast growth of wireless applications in recent years has driven intense efforts to design highly integrated, high-performance, low-cost

More information

Efficiently simulating a direct-conversion I-Q modulator

Efficiently simulating a direct-conversion I-Q modulator Efficiently simulating a direct-conversion I-Q modulator Andy Howard Applications Engineer Agilent Eesof EDA Overview An I-Q or vector modulator is a commonly used integrated circuit in communication systems.

More information

Application Note 1285

Application Note 1285 Low Noise Amplifiers for 5.125-5.325 GHz and 5.725-5.825 GHz Using the ATF-55143 Low Noise PHEMT Application Note 1285 Description This application note describes two low noise amplifiers for use in the

More information

Session 3. CMOS RF IC Design Principles

Session 3. CMOS RF IC Design Principles Session 3 CMOS RF IC Design Principles Session Delivered by: D. Varun 1 Session Topics Standards RF wireless communications Multi standard RF transceivers RF front end architectures Frequency down conversion

More information