Differential Amplifier Design
|
|
- Phillip Barton
- 5 years ago
- Views:
Transcription
1 Differential Amplifier Design Design with ideal current source bias. Differential and common mode gain results Add finite output resistance to current source. Replace ideal current source with current mirror. 1
2 I C ESE319 Introduction to Microelectronics Quick Amplifier Design I C By inspection (for Q1 & Q2): I E = I 2 =5mA. - v o + Neglecting I B : I C =I E =5 ma. v-dm/2 I E I E v-dm/2 V Rc =5V V CG =V CC V Rc =7V V EG = V BE = 0.7V V CE =V CG V EG =7.7V ideal current source v-cm Single-ended DM-ode voltage gains w.r.t. v-dm/2 and v-cm (for Q1 side): G dm1/2 = v c1g dm v i =v dm /2 R C R E = 10 G cm1 = v c1g cm v cm R C 2r o =0 2
3 Differential- Mode Gain Results v A =v dm /2 v B =v c1g dm Scope output B at collector of Q1, i.e.. v c1g dm Input voltage v dm /2 : 0.14 V peak arg (0 o ) at f = 1 khz. v c1g dm Output voltage : 1.33 V peak arg (180 o ). Measured gain: G dm1/2 = v c1g dm v i =v dm /2 = 1.33V 0.14 V = 9.5 3
4 v A =v cm ESE319 Introduction to Microelectronics Common Mode Results v B =v c1g cm Scope output B at collector of Q1, i.e.. v c1g cm v cm Input voltage : 0.14 V peak arg (0 o ) at f = 1 khz. Since I is an ideal current source r o = => G cm1 =0. No common mode signal current (i cm = 0 => i e-cm = 0) v c1g cm =0V peak CMRR 20 log = 4
5 Common Mode Results - II v A =v b1g cm v B =v e1g cm Comparing base and emitter voltages to ground for Q1, i.e. v b1g cm, v e1g cm. v b1g cm =v e1g cm =1.4V peak v be cm =0V peak Since i e-cm = 0, we expect v be cm =0V peak, all base voltage appears at the emitter. 5
6 Common Mode Results - Add r o to Model insert finite r o to model non-ideal current source G dm1/2 = v c1g dm v i =v dm /2 R C R E = 10 G cm1 R C 2 r o = =
7 Common Mode Results - Add Finite r o v A =v cm v b =v c1g cm r o =100 k Scope output B at collector of Q1, i.e.. v c1g cm v cm Input voltage : 1.4 V peak arg (0 o ) at f = 1 khz. CMRR 20log dB v c1g cm Output voltage : V peak arg (180 o ). G cm = G dm1/2 = 9.5 (unchanged) 7
8 I C1 I C3 2 ESE319 Introduction to Microelectronics Simulation with Current Mirror I C2 I C3 2 V C1G =11.5V I REF 1 ma Matched 2N2222 BJTs (Q1, Q2, Q3 and Q4). I C3 1 ma I C1 =I C2 0.5 ma I C3 1mA v-cm NOTE: - The zero-to-peak swing at the collector now only 0.5 V! 8
9 Simulation with Current Mirror - II v A =v cm v b =v c1g cm Scope output B at collector of Q1, i.e.. v c1g cm v cm Input voltage : 1.4 V peak arg (0 o ) at f = 1 khz. Output voltage v c1g cm : 7 mv peak arg(180 o ). G cm = khz common mode results almost exactly same as those for r o =100 k model. 9
10 Simulation with Current Mirror - III I C1 5 ma V C1G =7V I C2 5 ma I REF 10 ma Matched 2N2222 BJTs (Q1, Q2, Q3 and Q4). I C3 10 ma I C1 =I C2 5mA I C3 10 ma v-cm I REF = V CC V BE4 V EE R ref 10 ma NOTE: - The zero-to-peak swing at the collector now increased to 5 V! 10
11 Simulation with Current Mirror - III v A =v cm v b =v c1g cm Input voltage : 1.4 V peak arg (0 o ) at f = 1 khz. G cm = v cm Output voltage v c1g cm : 60 mv peak arg (180 o ). G cm Common mode output now about 10X its previous value with 0.5 ma. collector current. Why? Early effect! r o = V A I C 10k 10 times the current means 1/10 the value of r o! 11
12 Simulation with Current Mirror - Bode Plots (I C = 5 ma) r o 10k f =1 khz 20 log = 27.3 db 1.4 f =9.7 MHz = 24.2dB (+ 3dB) f B 5 ma current: G cm-db + 3 db frequency f B 0.5 ma current: G cm-db + 3 db frequency theory simulation r o 100k f B 0.5mA r o 5mA = 10k f B 5mA r o 0.5mA 100k = MHz = f B 5mA 9.7 MHz =0.2 f B 0.5mA (I C = 0.5 ma) f =1 khz 20 log = 46 db 1.4 f =1.9 MHz = 43.2 db (+ 3dB) 12
13 Simulations with Parasitic Caps I REF =1 ma 2 pf Results with 2 pf capacitance added from collector-to-base of mirror transistor in the I C1 = I C2 = 0.5 ma amplifier emitter return path. f B f =1 khz 20 log = 46 db 1.4 f =645 khz = 43.2 db This drops the amplifier G cm-db + 3 db frequency from 1.9 MHz to about 645 khz! 13
14 Simulations with Parasitic Caps - cont. 2 pf f B f =1 khz 20 log = 46 db 1.4 f =334 khz = 43.2 db Results with 2 pf capacitance added from base-to-emitter of mirror transistor. This drops the amplifier G cm-db +3 db frequency from 1.9 MHz to about 334 khz! RECALL: 2 pf is about the capacitance between 2 rows of Protoboard pins! 14
15 Simulations with Parasitic Caps - cont. 2 pf 2 pf f B f =1 khz 20 log = 46 db 1.4 f =234 khz = 43.2 db Drops amplifier G cm-db break frequency from 1.9 MHz to about 234 khz! 15
16 Simulate the 5 ma Design with 2 pf Parasitics I C1 5 ma I REF 10 ma 2 pf 2 pf f B f =1 khz 27 db 3dB common mode bandwidth with 2 pf base-emitter and base collector capacitances. About 10X the bandwidth as the 0.5 ma design with same low frequency CM gain as the 5 ma design for DM gain of -10. f =2.5 MHz = 24.2dB Drops amplifier G cm-db break frequency from 9.5 MHz to about 2.5 MHz! f B 2.5 MHz 234 khz I C1 =5mA I C1 =0.5mA f =1 khz 27 db 46 db 16
17 Observations 1). For best common mode rejection use small collector currents i.e. increase r o. 2). For best bandwidth use large collector currents, i.e. decrease r o. 3). Minimize parasitic capacitance around mirror transistor to increase common mode rejection bandwidth. 4). Since no differential mode current flows through the mirror transistor (Q3, i.e. r o ), it should have no effect on differential mode performance. 5). Observations 1) and 2) force a trade-off in selecting the bias current. 17
18 Try Redesign for Reasonable Differential I C1 0.5 ma Mode Voltage Swing & large r o I C3 =1 ma r o 100 k I C2 0.5 ma I REF 1 ma Can we beat the r o trade-off? IDEA: 1. Reduce I REF to increase r o. V C1G =7V I C3 1mA v-cm G dm1/ 2 R C R E = 10 G cm1 R C 2r o r o V A I REF 2. Increase R C1 to increase V RC1. R C1 = V RC1 I REF /2 3. Increase R E1 to desired G dm1/2. R E1 = R C G cm1 R C1 2r o = V RC1 I REF /2 RESULT: No help! G dm1/ 2 I REF 2V A = V RC1 V A 18
19 Redesign (I REF = 1 ma) Bode Plot 1. Increasing r o by 10X decreases the CM gain by 10X. r o =10 k 100 k f B Simulation with 2 2 pf caps. 1. f B = 288 khz. 2. Low frequency CM gain -26 db. 1 f B 2 r o C o 2. Increasing R C by increased the CM gain by 10X. 3. Nothing gained! f =1 khz 26 db About same as I REF = 10 ma design! G cm-db break frequency R C =1 k 10 k f B 288 khz About same as I REF = 1 ma design! where ( f B 234 khz) 19
20 v 1 v 2 v 1 v 2 v i v i 2v i v-cm = 0 v 1 v 2 v 1 v 2 v i v i /2 v i /2 v i /2 20
21 v 1 v 2 v 1 v 2 v i v i 2v i v-cm = 0 v 1 v 2 =2v i v 1 v 2 v 1 v 2 v i v i /2 v i /2 v 1 =v i /2 v i / 2 v 2 =v i / 2 v i /2 v i /2 21
ESE319 Introduction to Microelectronics High Frequency BJT Model & Cascode BJT Amplifier
High Frequency BJT Model & Cascode BJT Amplifier 1 Gain of 10 Amplifier Non-ideal Transistor C in R 1 V CC R 2 v s Gain starts dropping at > 1MHz. Why! Because of internal transistor capacitances that
More informationExperiments #6. Differential Amplifier
Experiments #6 Differential Amplifier 1) Objectives: To understand the DC and AC operation of a differential amplifier. To measure DC voltages and currents in differential amplifier. To obtain measured
More informationMidterm 2 Exam. Max: 90 Points
Midterm 2 Exam Name: Max: 90 Points Question 1 Consider the circuit below. The duty cycle and frequency of the 555 astable is 55% and 5 khz respectively. (a) Determine a value for so that the average current
More informationObjectives The purpose of this lab is build and analyze Differential amplifier based on NPN transistors.
1 Lab 03: Differential Amplifier Total 30 points: 20 points for lab, 5 points for well-organized report, 5 points for immaculate circuit on breadboard NOTES: 1) Please use the basic current mirror from
More informationSAMPLE FINAL EXAMINATION FALL TERM
ENGINEERING SCIENCES 154 ELECTRONIC DEVICES AND CIRCUITS SAMPLE FINAL EXAMINATION FALL TERM 2001-2002 NAME Some Possible Solutions a. Please answer all of the questions in the spaces provided. If you need
More informationEE 482 Electronics II
EE 482 Electronics II Lab #4: BJT Differential Pair with Resistive Load Overview The objectives of this lab are (1) to design and analyze the performance of a differential amplifier, and (2) to measure
More informationECEN 474/704 Lab 6: Differential Pairs
ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers
More informationESE 372 / Spring 2011 / Lecture 19 Common Base Biased by current source
ESE 372 / Spring 2011 / Lecture 19 Common Base Biased by current source Output from Collector Start with bias DC analysis make sure BJT is in FA, then calculate small signal parameters for AC analysis.
More informationExperiment 8 Frequency Response
Experiment 8 Frequency Response W.T. Yeung, R.A. Cortina, and R.T. Howe UC Berkeley EE 105 Spring 2005 1.0 Objective This lab will introduce the student to frequency response of circuits. The student will
More informationHomework Assignment 11
Homework Assignment 11 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =
More informationLast time: BJT CE and CB amplifiers biased by current source
Last time: BJT CE and CB amplifiers biased by current source Assume FA regime, then VB VC V E I B I E, β 1 I Q C α I, V 0. 7V Calculate V CE and confirm it is > 0.2-0.3V, then BJT can be replaced with
More informationHomework Assignment 12
Homework Assignment 12 Question 1 Shown the is Bode plot of the magnitude of the gain transfer function of a constant GBP amplifier. By how much will the amplifier delay a sine wave with the following
More informationSolid State Devices & Circuits. 18. Advanced Techniques
ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular
More informationUNIVERSITY OF PENNSYLVANIA EE 206
UNIVERSITY OF PENNSYLVANIA EE 206 TRANSISTOR BIASING CIRCUITS Introduction: One of the most critical considerations in the design of transistor amplifier stages is the ability of the circuit to maintain
More informationELC224 Final Review (12/10/2009) Name:
ELC224 Final Review (12/10/2009) Name: Select the correct answer to the problems 1 through 20. 1. A common-emitter amplifier that uses direct coupling is an example of a dc amplifier. 2. The frequency
More informationHOME ASSIGNMENT. Figure.Q3
HOME ASSIGNMENT 1. For the differential amplifier circuit shown below in figure.q1, let I=1 ma, V CC =5V, v CM = -2V, R C =3kΩ and β=100. Assume that the BJTs have v BE =0.7 V at i C =1 ma. Find the voltage
More informationAnalog Electronics. Lecture Pearson Education. Upper Saddle River, NJ, All rights reserved.
Analog Electronics V Lecture 5 V Operational Amplifers Op-amp is an electronic device that amplify the difference of voltage at its two inputs. V V 8 1 DIP 8 1 DIP 20 SMT 1 8 1 SMT Operational Amplifers
More informationMini Project 3 Multi-Transistor Amplifiers. ELEC 301 University of British Columbia
Mini Project 3 Multi-Transistor Amplifiers ELEC 30 University of British Columbia 4463854 November 0, 207 Contents 0 Introduction Part : Cascode Amplifier. A - DC Operating Point.......................................
More information4. Differential Amplifiers. Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory
4. Differential Amplifiers Electronic Circuits Prof. Dr. Qiuting Huang Integrated Systems Laboratory Differential Signaling Basics and Motivation Transmitting information with two complementary signals
More informationV o2 = V c V d 2. V o1. Sensor circuit. Figure 1: Example of common-mode and difference-mode voltages. V i1 Sensor circuit V o
M.B. Patil, IIT Bombay 1 BJT Differential Amplifier Common-mode and difference-mode voltages A typical sensor circuit produces an output voltage between nodes A and B (see Fig. 1) such that V o1 = V c
More informationLab 2: Discrete BJT Op-Amps (Part I)
Lab 2: Discrete BJT Op-Amps (Part I) This is a three-week laboratory. You are required to write only one lab report for all parts of this experiment. 1.0. INTRODUCTION In this lab, we will introduce and
More informationECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers
ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background
More information55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.
Exam 3 Name: Score /65 Question 1 Unless stated otherwise, each question below is 1 point. 1. An engineer designs a class-ab amplifier to deliver 2 W (sinusoidal) signal power to an resistive load. Ignoring
More informationAdvanced Regulating Pulse Width Modulators
Advanced Regulating Pulse Width Modulators FEATURES Complete PWM Power Control Circuitry Uncommitted Outputs for Single-ended or Push-pull Applications Low Standby Current 8mA Typical Interchangeable with
More informationOperation of a Differential Amplifier
ECE 35 IV. Operation of a Differential Amplifier Lab IV Operation of a Differential Amplifier In this lab we will construct and test the differential amplifier shown in Figure IV. IV.A. Deices You must
More informationGATE: Electronics MCQs (Practice Test 1 of 13)
GATE: Electronics MCQs (Practice Test 1 of 13) 1. Removing bypass capacitor across the emitter leg resistor in a CE amplifier causes a. increase in current gain b. decrease in current gain c. increase
More informationEE 140 / EE 240A ANALOG INTEGRATED CIRCUITS FALL 2015 C. Nguyen PROBLEM SET #7
Issued: Friday, Oct. 16, 2015 PROBLEM SET #7 Due (at 8 a.m.): Monday, Oct. 26, 2015, in the EE 140/240A HW box near 125 Cory. 1. A design error has resulted in a mismatch in the circuit of Fig. PS7-1.
More informationFor the purpose of this problem sheet use the model given in the lecture notes.
Analogue Electronics Questions Todd Huffman & Tony Weidberg, MT 2018 (updated 30/10/18). For the purpose of this problem sheet use the model given in the lecture notes. The current gain is defined by a
More informationExperiment 6: Biasing Circuitry
1 Objective UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE105 Lab Experiments Experiment 6: Biasing Circuitry Setting up a biasing
More informationExperiment No. 9 DESIGN AND CHARACTERISTICS OF COMMON BASE AND COMMON COLLECTOR AMPLIFIERS
Experiment No. 9 DESIGN AND CHARACTERISTICS OF COMMON BASE AND COMMON COLLECTOR AMPLIFIERS 1. Objective: The objective of this experiment is to explore the basic applications of the bipolar junction transistor
More informationCarleton University ELEC Lab 1. L2 Friday 2:30 P.M. Student Number: Operation of a BJT. Author: Adam Heffernan
Carleton University ELEC 3509 Lab 1 L2 Friday 2:30 P.M. Student Number: 100977570 Operation of a BJT Author: Adam Heffernan October 13, 2017 Contents 1 Transistor DC Characterization 3 1.1 Calculations
More informationTutorial 2 BJTs, Transistor Bias Circuits, BJT Amplifiers FETs and FETs Amplifiers. Part 1: BJTs, Transistor Bias Circuits and BJT Amplifiers
Tutorial 2 BJTs, Transistor Bias Circuits, BJT Amplifiers FETs and FETs Amplifiers Part 1: BJTs, Transistor Bias Circuits and BJT Amplifiers 1. Explain the purpose of a thin, lightly doped base region.
More informationInput Stage Concerns. APPLICATION NOTE 656 Design Trade-Offs for Single-Supply Op Amps
Maxim/Dallas > App Notes > AMPLIFIER AND COMPARATOR CIRCUITS Keywords: single-supply, op amps, amplifiers, design, trade-offs, operational amplifiers Apr 03, 2000 APPLICATION NOTE 656 Design Trade-Offs
More informationEXP8: AMPLIFIERS II.
EXP8: AMPLIFIES II. Objectives. The objectives of this lab are:. To analyze the behavior of a class A amplifier. 2. To understand the role the components play in the gain of the circuit. 3. To find the
More informationRail Current Measurement IC
Rail Current Measurement IC FP130A General Description The FP130A is a wide common mode range high side rail current measurement IC. It is suitable for power systems like battery charger or switching power
More informationChapter 10: The Operational Amplifiers
Chapter 10: The Operational Amplifiers Electronic Devices Operational Amplifiers (op-amp) Op-amp is an electronic device that amplify the difference of voltage at its two inputs. It has two input terminals,
More informationLecture #2 Operational Amplifiers
Spring 2015 Benha University Faculty of Engineering at Shoubra ECE-322 Electronic Circuits (B) Lecture #2 Operational Amplifiers Instructor: Dr. Ahmad El-Banna Agenda Introduction Op-Amps Input Modes and
More informationMini Project 2 Single Transistor Amplifiers. ELEC 301 University of British Columbia
Mini Project 2 Single Transistor Amplifiers ELEC 301 University of British Columbia 44638154 October 27, 2017 Contents 1 Introduction 1 2 Investigation 1 2.1 Part 1.................................................
More informationThe Bipolar Junction Transistor- Small Signal Characteristics
The Bipolar Junction Transistor- Small Signal Characteristics Debapratim Ghosh deba21pratim@gmail.com Electronic Systems Group Department of Electrical Engineering Indian Institute of Technology Bombay
More informationTheory: The idea of this oscillator comes from the idea of positive feedback, which is described by Figure 6.1. Figure 6.1: Positive Feedback
Name1 Name2 12/2/10 ESE 319 Lab 6: Colpitts Oscillator Introduction: This lab introduced the concept of feedback in combination with bipolar junction transistors. The goal of this lab was to first create
More informationAnalog Integrated Circuits. Lecture 4: Differential Amplifiers
Analog Integrated Circuits Lecture 4: Differential Amplifiers ELC 601 Fall 2013 Dr. Ahmed Nader Dr. Mohamed M. Aboudina anader@ieee.org maboudina@gmail.com Department of Electronics and Communications
More informationEE4902 C Lab 7
EE4902 C2007 - Lab 7 MOSFET Differential Amplifier Resistive Load Active Load PURPOSE: The primary purpose of this lab is to measure the performance of the differential amplifier. This is an important
More informationLM194 LM394 Supermatch Pair
LM194 LM394 Supermatch Pair General Description The LM194 and LM394 are junction isolated ultra wellmatched monolithic NPN transistor pairs with an order of magnitude improvement in matching over conventional
More informationPHYSICS 330 LAB Operational Amplifier Frequency Response
PHYSICS 330 LAB Operational Amplifier Frequency Response Objectives: To measure and plot the frequency response of an operational amplifier circuit. History: Operational amplifiers are among the most widely
More informationAnalog Integrated Circuit Design Exercise 1
Analog Integrated Circuit Design Exercise 1 Integrated Electronic Systems Lab Prof. Dr.-Ing. Klaus Hofmann M.Sc. Katrin Hirmer, M.Sc. Sreekesh Lakshminarayanan Status: 21.10.2015 Pre-Assignments The lecture
More informationCurrent Supply Topology. CMOS Cascode Transconductance Amplifier. Basic topology. p-channel cascode current supply is an obvious solution
CMOS Cascode Transconductance Amplifier Basic topology. Current Supply Topology p-channel cascode current supply is an obvious solution Current supply must have a very high source resistance r oc since
More informationExperiment 6: Biasing Circuitry
1 Objective UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE105 Lab Experiments Experiment 6: Biasing Circuitry Setting up a biasing
More informationBJT Circuits (MCQs of Moderate Complexity)
BJT Circuits (MCQs of Moderate Complexity) 1. The current ib through base of a silicon npn transistor is 1+0.1 cos (1000πt) ma. At 300K, the rπ in the small signal model of the transistor is i b B C r
More informationCurrent Mirrors. Basic BJT Current Mirror. Current mirrors are basic building blocks of analog design. Figure shows the basic NPN current mirror.
Current Mirrors Basic BJT Current Mirror Current mirrors are basic building blocks of analog design. Figure shows the basic NPN current mirror. For its analysis, we assume identical transistors and neglect
More informationLow-Power Quad Operational Amplifier FEATURES: DESCRIPTION: Memory. Logic Diagram. RAD-PAK technology-hardened against natural space radiation
Low-Power Quad Operational Amplifier FEATURES: RAD-PAK technology-hardened against natural space radiation Total dose hardness: - > 100 krad (Si), depending upon space mission Excellent Single Event Effects:
More informationECE 2201 PRELAB 6 BJT COMMON EMITTER (CE) AMPLIFIER
ECE 2201 PRELAB 6 BJT COMMON EMITTER (CE) AMPLIFIER Hand Analysis P1. Determine the DC bias for the BJT Common Emitter Amplifier circuit of Figure 61 (in this lab) including the voltages V B, V C and V
More informationHomework Assignment 05
Homework Assignment 05 Question (2 points each unless otherwise indicated)(20 points). Estimate the parallel parasitic capacitance of a mh inductor with an SRF of 220 khz. Answer: (2π)(220 0 3 ) = ( 0
More informationCHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS
CHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS Chapter Outline 8.1 The CMOS Differential Pair 8. Small-Signal Operations of the MOS Differential Pair 8.3 The BJT Differential Pair 8.4 Other Non-ideal
More informationExperiment #8: Designing and Measuring a Common-Collector Amplifier
SCHOOL OF ENGINEERING AND APPLIED SCIENCE DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING ECE 2115: ENGINEERING ELECTRONICS LABORATORY Experiment #8: Designing and Measuring a Common-Collector Amplifier
More informationTransistor Configuration
Transistor Configuration 1 Objectives To review BJT biasing circuit. To study BJT amplifier circuit To understand the BJT configuration. To analyse single-stage BJT amplifier circuits. To study the differential
More informationThe Miller Approximation. CE Frequency Response. The exact analysis is worked out on pp of H&S.
CE Frequency Response The exact analysis is worked out on pp. 639-64 of H&S. The Miller Approximation Therefore, we consider the effect of C µ on the input node only V ---------- out V s = r g π m ------------------
More informationThe Differential Amplifier. BJT Differential Pair
1 The Differential Amplifier Asst. Prof. MONTREE SRPRUCHYANUN, D. Eng. Dept. of Teacher Training in Electrical Engineering, Faculty of Technical Education King Mongkut s nstitute of Technology North Bangkok
More informationES 330 Electronics II Fall 2016
ES 330 Electronics II Fall 2016 Sect Lectures Location Instructor Office Office Hours Email Tel 001 001 9:00 am to 9:50 am Wednesday 10:00 am to 10 :50 am 2001 2001 Dr. Donald Estreich Dr. Donald Estreich
More informationHomework Assignment 04
Question 1 (Short Takes) Homework Assignment 04 1. Consider the single-supply op-amp amplifier shown. What is the purpose of R 3? (1 point) Answer: This compensates for the op-amp s input bias current.
More informationLecture #7 BJT and JFET Frequency Response
November 2014 Integrated Technical Education Cluster At AlAmeeria J-601-1448 Electronic Principals Lecture #7 BJT and JFET Frequency Response Instructor: Dr. Ahmad El-Banna Agenda Introduction General
More informationEE105 Fall 2015 Microelectronic Devices and Circuits
EE105 Fall 2015 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 11-1 Transistor Operating Mode in Amplifiers Transistors are biased in flat part of
More informationDocument Name: Electronic Circuits Lab. Facebook: Twitter:
Document Name: Electronic Circuits Lab www.vidyathiplus.in Facebook: www.facebook.com/vidyarthiplus Twitter: www.twitter.com/vidyarthiplus Copyright 2011-2015 Vidyarthiplus.in (VP Group) Page 1 CIRCUIT
More informationExam Write down one phrase/sentence that describes the purpose of the diodes and constant current source in the amplifier below.
Exam 3 Name: Score /94 Question 1 Short Takes 1 point each unless noted otherwise. 1. Write down one phrase/sentence that describes the purpose of the diodes and constant current source in the amplifier
More informationEE 332 Design Project
EE 332 Design Project Variable Gain Audio Amplifier TA: Pohan Yang Students in the team: George Jenkins Mohamed Logman Dale Jackson Ben Alsin Instructor s Comments: Lab Grade: Introduction The goal of
More informationPHYS225 Lecture 6. Electronic Circuits
PHYS225 Lecture 6 Electronic Circuits Transistors History Basic physics of operation Ebers-Moll model Small signal equivalent Last lecture Introduction to Transistors A transistor is a device with three
More informationWell we know that the battery Vcc must be 9V, so that is taken care of.
HW 4 For the following problems assume a 9Volt battery available. 1. (50 points, BJT CE design) a) Design a common emitter amplifier using a 2N3904 transistor for a voltage gain of Av=-10 with the collector
More informationElectronic Devices. Floyd. Chapter 6. Ninth Edition. Electronic Devices, 9th edition Thomas L. Floyd
Electronic Devices Ninth Edition Floyd Chapter 6 Agenda BJT AC Analysis Linear Amplifier AC Load Line Transistor AC Model Common Emitter Amplifier Common Collector Amplifier Common Base Amplifier Special
More information(b) 25% (b) increases
Homework Assignment 07 Question 1 (2 points each unless noted otherwise) 1. In the circuit 10 V, 10, and 5K. What current flows through? Answer: By op-amp action the voltage across is and the current through
More informationOperational Amplifier BME 360 Lecture Notes Ying Sun
Operational Amplifier BME 360 Lecture Notes Ying Sun Characteristics of Op-Amp An operational amplifier (op-amp) is an analog integrated circuit that consists of several stages of transistor amplification
More informationPhysics 116A Notes Fall 2004
Physics 116A Notes Fall 2004 David E. Pellett Draft v.0.9 beta Notes Copyright 2004 David E. Pellett unless stated otherwise. References: Text for course: Fundamentals of Electrical Engineering, second
More informationECE4902 C Lab 7
ECE902 C2012 - Lab MOSFET Differential Amplifier Resistive Load Active Load PURPOSE: The primary purpose of this lab is to measure the performance of the differential amplifier. This is an important topology
More informationChapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier
Chapter 15 Goals ac-coupled multistage amplifiers including voltage gain, input and output resistances, and small-signal limitations. dc-coupled multistage amplifiers. Darlington configuration and cascode
More informationDual operational amplifier
DESCRIPTION The 77 is a pair of high-performance monolithic operational amplifiers constructed on a single silicon chip. High common-mode voltage range and absence of latch-up make the 77 ideal for use
More informationOp-Amp Simulation Part II
Op-Amp Simulation Part II EE/CS 5720/6720 This assignment continues the simulation and characterization of a simple operational amplifier. Turn in a copy of this assignment with answers in the appropriate
More informationAdvanced Regulating Pulse Width Modulators
Advanced Regulating Pulse Width Modulators FEATURES Complete PWM Power Control Circuitry Uncommitted Outputs for Single-ended or Push-pull Applications Low Standby Current 8mA Typical Interchangeable with
More information5.25Chapter V Problem Set
5.25Chapter V Problem Set P5.1 Analyze the circuits in Fig. P5.1 and determine the base, collector, and emitter currents of the BJTs as well as the voltages at the base, collector, and emitter terminals.
More informationEXPERIMENT 1: LOW AND HIGH FREQUENCY REGION ANALYSIS OF BJT AMPLIFIERS
EXPERIMENT 1: LOW AND HIGH FREQUENCY REGION ANALYSIS OF BJT AMPLIFIERS Objective: In single layer common emitter amplifiers, observation of frequency dependence. Materials Transistor: 1x BC237 transistor
More informationLinear IC s and applications
Questions and Solutions PART-A Unit-1 INTRODUCTION TO OP-AMPS 1. Explain data acquisition system Jan13 DATA ACQUISITION SYSYTEM BLOCK DIAGRAM: Input stage Intermediate stage Level shifting stage Output
More informationUNIT I BIASING OF DISCRETE BJT AND MOSFET PART A
UNIT I BIASING OF DISCRETE BJT AND MOSFET PART A 1. Why do we choose Q point at the center of the load line? 2. Name the two techniques used in the stability of the q point.explain. 3. Give the expression
More informationRadio Frequency Electronics
Radio Frequency Electronics Active Components IV Samuel Morse Born in 79 in Massachusetts Fairly accomplished painter After witnessing various electrical experiments, got intrigued by electricity Designed
More informationMulti-Transistor Configurations
Experiment-3 Multi-Transistor Configurations Introduction Comment The objectives of this experiment are to examine the operating characteristics of several of the most common multi-transistor configurations,
More informationLab Experiment #2 Differential Amplifiers. Group Members
Lab Experiment #2 Differential Amplifiers Group Members Student 1 Student 2 Student 3 Student Name Surname First Name Student ID # Pre-Lab Mark (out of 30) Lab Demo and performance (out of 70) Total Lab
More informationICL MHz, Four Quadrant Analog Multiplier. Features. Ordering Information. Pinout. Functional Diagram. September 1998 File Number 2863.
Semiconductor ICL80 September 998 File Number 28. MHz, Four Quadrant Analog Multiplier The ICL80 is a four quadrant analog multiplier whose output is proportional to the algebraic product of two input
More informationAmplifier Frequency Response, Feedback, Oscillations; Op-Amp Block Diagram and Gain-Bandwidth Product
Amplifier Frequency Response, Feedback, Oscillations; Op-Amp Block Diagram and Gain-Bandwidth Product Physics116A,12/4/06 Draft Rev. 1, 12/12/06 D. Pellett 2 Negative Feedback and Voltage Amplifier AB
More informationEE 4345 Semiconductor Electronics Design Project
EE 4345 Semiconductor Electronics Design Project Transistor Current Sources and Active Loads Anuj Shah Himanshu Doshi Jayaprakash Chintamaneni Nareen Katta Nikhil Patel Preeti Yadav Current Sources Current
More informationUniversità degli Studi di Roma Tor Vergata Dipartimento di Ingegneria Elettronica. Analogue Electronics. Paolo Colantonio A.A.
Università degli Studi di Roma Tor Vergata Dipartimento di Ingegneria Elettronica Analogue Electronics Paolo Colantonio A.A. 2015-16 Large signal consideration As for the FET, we can use a load line 2
More informationModel 176 and 178 DC Amplifiers
Model 176 and 178 DC mplifiers Features*! Drifts to 100 MΩ! CMR: 120 db @! Gain Linearity of ±.005% *The key features of this amplifier series, listed above, do not necessarily apply
More informationMAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI
MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI-621213. QUESTION BANK DEPARTMENT: EEE SUBJECT CODE: EE2203 SEMESTER : III SUBJECT NAME: ELECTRONIC DEVICES &CIRCUITS UNIT 4-AMPLIFIERS AND OSCILLATORS PART
More informationUNISONIC TECHNOLOGIES CO., LTD UM609A
UNISONIC TECHNOLOGIES CO., LTD DUAL OPERATIONAL AMPLIFIER AND CURRENT CONTROLLER DESCRIPTION The UTC is a monolithic IC that includes one independent op-amp and another op-amp for witch the non inverting
More informationELEC3404 Electronic Circuit Design. Laboratory Manual
School of Electrical and Information Engineering The University of Sydney ELEC3404 Electronic Circuit Design Laboratory Manual Semester 1-2011 Rui Hong Chu LABORATORY TIMETABLE (1st SEMESTER, 2011) Week
More informationA 7ns, 6mA, Single-Supply Comparator Fabricated on Linear s 6GHz Complementary Bipolar Process
A 7ns, 6mA, Single-Supply Comparator Fabricated on Linear s 6GHz Complementary Bipolar Process Introduction The is an ultrafast (7ns), low power (6mA), single-supply comparator designed to operate on either
More informationBJT Differential Amplifiers
Instituto Tecnológico y de Estudios Superiores de Occidente (), OBJECTIVES The general objective of this experiment is to contrast the practical behavior of a real differential pair with its theoretical
More informationUNISONIC TECHNOLOGIES CO., LTD LM321
UNISONIC TECHNOLOGIES CO., LTD LM321 LOW POWER SINGLE OP AMP DESCRIPTION The UTC LM321 s quiescent current is only 430µA (5V). The UTC LM321 brings performance and economy to low power systems, With a
More informationTL494 Pulse - Width- Modulation Control Circuits
FEATURES Complete PWM Power Control Circuitry Uncommitted Outputs for 200 ma Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse
More informationCommon mode rejection ratio
Common mode rejection ratio Definition: Common mode rejection ratio represents the ratio of the differential voltage gaina d tothecommonmodevoltagegain,a cm : Common mode rejection ratio Definition: Common
More informationAnalysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications
Analysis and Design of Analog Integrated Circuits Lecture 8 Key Opamp Specifications Michael H. Perrott April 8, 0 Copyright 0 by Michael H. Perrott All rights reserved. Recall: Key Specifications of Opamps
More informationMatched Monolithic Quad Transistor MAT04
a FEATURES Low Offset Voltage: 200 V max High Current Gain: 400 min Excellent Current Gain Match: 2% max Low Noise Voltage at 100 Hz, 1 ma: 2.5 nv/ Hz max Excellent Log Conformance: rbe = 0.6 max Matching
More information15EEE282 Electronic Circuits and Simulation Lab - I Lab # 6
Exp. No #6 FREQUENCY RESPONSE OF COMMON EMITTER AMPLIFIER OBJECTIVE The purpose of the experiment is to design a common emitter amplifier. To analyze and plot the frequency response of the amplifier with
More informationECE 255, Discrete-Circuit Amplifiers
ECE 255, Discrete-Circuit Amplifiers 20 March 2018 In this lecture, we will continue with the study of transistor amplifiers with the presence of biasing circuits and coupling capacitors in place. We will
More informationFREQUENCY RESPONSE OF COMMON COLLECTOR AMPLIFIER
Exp. No #5 FREQUENCY RESPONSE OF COMMON COLLECTOR AMPLIFIER Date: OBJECTIVE The purpose of the experiment is to analyze and plot the frequency response of a common collector amplifier. EQUIPMENT AND COMPONENTS
More information