~ s ~?en Mos FETA ~S \ B. 1pf ]) ~~D. :Jg F~ T~ [E~] 4 ~ ;tq 5~, td D G-1 G-1 . LD S~B. N~ p~ (;. I.PJ

Transcription

1 OIl MJ ~ s ~?en Mos FETA, I.PJ D F~ T~ [E~] ~S \ B G, ~ B 1pf ]) ~~?~ G ~~D (;. :Jg S~B ld T~ T J;>/I/c/1~ [ E.~J 4 ~ ;tq 5~, td D G-1 G-1 s. LD N~ p~ s t>

2

3 Y\12 T ~. N~ " VDS ) 3~ ryi~ fylo5 f:.s ~ Vc,'5 -= Vro Lb :::. 2. l-r ~ (1/(;5 - VTO )VPs - Vi~ J ~. VG.'s - \fro> V 05 r\ (\hs-vtoj2. t! V 6-$ - \lrd <:: Vp:s ~ tl~~' ( \+ t- Vos) I = S?T Ct: t\p - y =- PICf- V'TO ,.p. A = -~ 17 J_~E -~ ~ flwfb~a- T t ~-~-~.~ - ~ - d ~- ~: ~~J~ ~< V~5 -~V=;D-r=- 2- J1r ~I-~ -. vd5 ~ -.-

4 M3 cot'y\mon 'IT J: -j R t v~: Ie; SouRcE Ro (iyv1pliftef( ~~o C 2.. VO Vi C1 R2o ~~ RL -, -. I ",- -. l ID = K' VGs - VTO] 2.. =: IS ) I,,= 0 ~ f\ ~- v-ro:: ~ ~..,.. - J~ ~ ~ VG = _R2 V t- AI V f't 1- R2 de ~ ~ vs:: v- + rs Rs ~ Io 4- ~ 4 ~ ~ ) ~ VGS::::VG -- Vs p~ VG ~ ~ ~ Rs ~ ~ ~ VGS 5~ 5~ A~

5

6 ~ _.~ m~ L../J.::' LJ = ~NY1 V'tJA ~ v~ v~j-4 r '" TPv. ~ ~ ;r: R,II RL Go \.,,~ R p\\ RL -, Rs)} R3 -, ~4 V<VJ. ::: \/; - R <1 r4. + s II R3 L~:::' ij:: v~ = v,,' t"~ v 0 ~ - ~J (R 0 1\ R L) \ ~sl) R3 - Vo T Rbl\ RL VL, 1-4 -r Rs(\ Rs ~ ~ ~ R,ff R 2 ) ~o =: R D

7

8

9 Georgia Institute of Technology School of Electrical and Computer Engineering ECE 3042 Microelectronic Circuits Laboratory Verification Sheet NAME: GT NUMBER: SECTION: GTID: Experiment 16: MOSFET Amplifiers Procedure Time Completed Date Completed Verification (Must demonstrate circuit) 3. Common Source Amplifier 4. JFET Current Source 4. Diff Amp with Resistive Load 5. Diff Amp with Active Load Points Possible Points Received To be permitted to complete the experiment during the open lab hours, you must complete at least three procedures during your scheduled lab period or spend your entire scheduled lab session attempting to do so. A signature below by your lab instructor, Dr. Brewer, or Dr. Robinson permits you to attend the open lab hours to complete the experiment and receive full credit on the report. Without this signature, you may use the open lab to perform the experiment at a 50% penalty. SIGNATURE: DATE:

10 ECE 3042 Check off Requirements for Experiment 16 Make sure you have made all required measurements before requesting a check off. For all check offs, you must demonstrate the circuit or measurement to a lab instructor. All screen captures must have a time/date stamp. 3. Common Source Amplifier Measurement of drain current with dc ammeter. Screen capture displaying 1kHz 1Vpp input sine wave and output. Display the Vpp measurements for both channels. Calculation of the midband gain. Plot of gain versus frequency with Labview or VEE. Use the cursors to determine the upper and lower 3dB frequencies. Set the input voltage to 0.1 Vrms to prevent clipping. Screen capture displaying 1kHz 1Vpp input SQUARE wave and output. Display the Vpp measurements for both channels. 4. Design of JFET Current Source Build the circuit shown in Fig (a) using the 2N5457 JFET. Adjust the potentiometer until the specified bias current for the diff amp is obtained. The tail current through the JFET is twice that through each MOSFET in the diff amp. Disconnect the grounded end of the dc ammeter and connect it to the sources of the diff amp transistors and verify that the current is still correct. Measurement of JFET current. 4. MOSFET Diff Amp with Resistive Load Screen capture displaying drain voltages for a 1kHz 1Vpp input sine wave and v i2 grounded. Display the Vpp measurements for both channels. Calculation of the single ended gain (v d2 v d1 )/v in Screen capture displaying the input and output showing the output hard clipped. Display the max and min measurements. Screen capture displaying drain voltages for a differential input. Use the circuit of Fig. 15.4(b) to apply 1kHz 1Vpp sine wave to v i1 and this signal inverted to v i2. Display the Vpp measurements for both channels. Calculation of the differential gain (v d2 v d1 )/(v i2 v i1 ) Screen capture showing common mode output and input. Measurement of the common mode gain. Calculation of the CMRR. 5. MOSFET Diff Amp with Active Load For V B use 7.5V. Generate this voltage at the output of a two resistor voltage divider having equal resistor values of 10k connected between +15V and ground. Screen capture displaying output voltage and one input for a differential input. Apply 1kHz 1Vpp sine wave to v i1 and this signal inverted to v i2 again using the circuit of Fig. 15.4(b). Display the Vpp measurements for both channels. Calculation of G m(d). Screen capture displaying one input and output showing the output hard clipped. Display the max and min measurements. Screen capture showing common mode output and input. Measurement of the common mode gain. Calculation of the CMRR.