description/ordering information

Transcription

1 Low Power Consumption Wide Common-Mode and Differential Voltage Ranges Low Input Bias and Offset Currents Output Short-Circuit Protection Low Total Harmonic Distortion % Typ description/ordering information SLOS00I SEPTEMBER 97 REVISED APRIL 200 Low Noise V n = nv/ Hz Typ at f = khz High Input Impedance... JFET Input Stage Internal Frequency Compensation Latch-Up-Free Operation High Slew Rate... 3 V/µs Typ Common-Mode Input Voltage Range Includes V CC+ The JFET-input operational amplifiers in the TL07x series are similar to the TL0x series, with low input bias and offset currents and fast slew rate. The low harmonic distortion and low noise make the TL07x series ideally suited for high-fidelity and audio preamplifier applications. Each amplifier features JFET inputs (for high input impedance) coupled with bipolar output stages integrated on a single monolithic chip. The C-suffix devices are characterized for operation from 0 C to 70 C. The I-suffix devices are characterized for operation from 0 C to 5 C. The M-suffix devices are characterized for operation over the full military temperature range of 55 C to 25 C. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright 200, Texas Instruments Incorporated

2 SLOS00I SEPTEMBER 97 REVISED APRIL 200 description/ordering information (continued) TA 0 C to 70 C VIOmax AT 25 C ORDERING INFORMATION PACKAGE ORDERABLE PART NUMBER TOP-SIDE MARKING Tube of 50 TL07CP TL07CP PDIP (P) Tube of 50 TL072CP TL072CP PDIP (N) Tube of 25 TL07CN TL07CN Tube of 75 TL07CD Reel of 2500 TL07CDR TL07C Tube of 75 TL072CD SOIC (D) Reel of 2500 TL072CDR TL072C 0 mv Tube of 50 TL07CD Reel of 2500 TL07CDR TL07C SOP (NS) Reel of 2000 TL07CNSR TL07 Reel of 2000 TL07CPSR TL07 SOP (PS) Reel of 2000 TL072CPSR T072 Reel of 2000 TL072CPWR T072 TSSOP (PW) Tube of 90 TL07CPW Reel of 2000 TL07CPWR T07 Tube of 50 TL07ACP TL07ACP PDIP (P) Tube of 50 TL072CP TL072CP PDIP (N) Tube of 25 TL07ACN TL07ACN 6 mv 3 mv SOIC (D) Tube of 75 Reel of 2500 Tube of 75 Reel of 2500 Tube of 50 Reel of 2500 TL07ACD TL07ACDR TL072ACD TL072ACDR TL07ACD TL07ACDR 07AC 072AC TL07AC SOP (PS) Reel of 2000 TL072ACPSR T072A SOP (NS) Reel of 2000 TL07ACNSR TL07A PDIP (P) Tube of 50 TL07BCP TL07BCP Tube of 50 TL072BCP TL072BCP PDIP (N) Tube of 25 TL07BCN TL07BCN SOIC (D) Tube of 75 Reel of 2500 Tube of 75 Reel of 2500 Tube of 50 Reel of 2500 TL07BCD TL07BCDR TL072BCD TL072BCDR TL07BCD TL07BCDR 07BC 072BC TL07BC SOP (NS) Reel of 2000 TL07BCNSR TL07B Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at 2

3 description/ordering information (continued) SLOS00I SEPTEMBER 97 REVISED APRIL 200 ORDERING INFORMATION TA VIOmax AT 25 C PACKAGE ORDERABLE PART NUMBER TOP-SIDE MARKING Tube of 50 TL07IP TL07IP PDIP (P) Tube of 50 TL072IP TL072IP PDIP (N) Tube of 25 TL07IN TL07IN Tube of 75 TL07ID 0 C to 5 C 6 mv Reel of 2500 TL07IDR TL07I 55 C to 25 C SOIC (D) Tube of 75 Reel of 2500 Tube of 50 Reel of 2500 TL072ID TL072IDR TL07ID TL07IDR TL072I TL07I CDIP (JG) Tube of 50 TL072MJGB TL072MJGB 6 mv CFP (U) Tube of 50 TL072MUB TL072MUB LCCC (FK) Tube of 55 TL072MFKB TL072MFKB CDIP (J) Tube of 25 TL07MJB TL07MJB 9 mv CFP (W) Tube of 25 TL07MWB TL07MWB LCCC (FK) Tube of 55 TL07MFKB TL07MFKB Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at 3

4 SLOS00I SEPTEMBER 97 REVISED APRIL 200 OFFSET N IN IN+ V CC TL07, TL07A, TL07B D, P, OR PS PACKAGE (TOP VIEW) V CC+ OUT OFFSET N2 TL072, TL072A, TL072B D, JG, P, PS, OR PW PACKAGE (TOP VIEW) OUT IN IN+ V CC OUT IN IN+ V CC TL072 U PACKAGE (TOP VIEW) V CC+ 2OUT 2IN 2IN+ V CC+ 2OUT 2IN 2IN+ TL07A, TL07B D, J, N, NS, OR PW PACKAGE TL07... D, J, N, NS, PW, OR W PACKAGE (TOP VIEW) OUT IN IN+ V CC+ 2IN+ 2IN 2OUT OUT IN IN+ V CC 3IN+ 3IN 3OUT TL07 FK PACKAGE (TOP VIEW) TL072 FK PACKAGE (TOP VIEW) TL07 FK PACKAGE (TOP VIEW) IN IN+ OFFSET N V CC OFFSET N2 V CC+ OUT IN IN+ OUT VCC IN+ V CC 2OUT 2IN IN+ V CC+ 2IN+ 2IN IN 2OUT OUT 3OUT OUT 3IN IN IN+ V CC 3IN+ No internal connection symbols OFFSET N TL07 TL072 (each amplifier) TL07 (each amplifier) IN+ IN + OUT IN+ IN + OUT OFFSET N2

5 SLOS00I SEPTEMBER 97 REVISED APRIL 200 schematic (each amplifier) VCC+ IN+ IN 6 Ω 2 Ω OUT 6 Ω C pf 00 Ω 00 Ω VCC ÁÁÁÁÁ OFFSET N ÁÁÁ OFFSET N2 TL07 Only All component values shown are nominal. COMPONENT COUNT COMPONENT TYPE TL07 TL072 TL07 Resistors 22 Transistors 2 56 JFET 2 6 Diodes 2 Capacitors 2 epi-fet 2 Includes bias and trim circuitry 5

6 SLOS00I SEPTEMBER 97 REVISED APRIL 200 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage (see Note ): V CC V V CC V Differential input voltage, V ID (see Note 2) ±30 V Input voltage, V I (see Notes and 3) ±5 V Duration of output short circuit (see Note ) Unlimited Package thermal impedance, θ JA (see Notes 5 and 6): D package ( pin) C/W D package ( pin) C/W N package C/W NS package C/W P package C/W PS package C/W PW package ( pin) C/W PW package ( pin) C/W U package C/W Package thermal impedance, θ JC (see Notes 7 and ): FK package C/W J package C/W JG package C/W W package C/W Operating virtual junction temperature, T J C Case temperature for 60 seconds: FK package C Lead temperature,6 mm (/6 inch) from case for 0 seconds: J, JG, or W package C Storage temperature range, T stg C to 50 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES:. All voltage values, except differential voltages, are with respect to the midpoint between VCC+ and VCC. 2. Differential voltages are at IN+, with respect to IN. 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 5 V, whichever is less.. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded. 5. Maximum power dissipation is a function of TJ(max), θja, and TA. The maximum allowable power dissipation at any allowable ambient temperature is PD = (TJ(max) TA)/θJA. Operating at the absolute maximum TJ of 50 C can affect reliability. 6. The package thermal impedance is calculated in accordance with JESD Maximum power dissipation is a function of TJ(max), θjc, and TC. The maximum allowable power dissipation at any allowable case temperature is PD = (TJ(max) TC)/θJC. Operating at the absolute maximum TJ of 50 C can affect reliability.. The package thermal impedance is calculated in accordance with MIL-STD-3. 6

7 SLOS00I SEPTEMBER 97 REVISED APRIL 200 electrical characteristics, V CC± = ±5 V (unless otherwise noted) TL07C TL07AC TL07BC TL07I PARAMETER TEST CONDITIONS TA TL072C TL072AC TL072BC TL072I TL07C TL07AC TL07BC TL07I UNIT MIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX 25 C VIO Input offset voltage VO = 0, RS = 50 Ω mv Full range Temperature α VIO coefficient of input offset voltage IIO Input offset current VO = 0 IIB Input bias current VO = 0 VO = 0, RS = 50 Ω Full range µv/ C 25 C pa Full range na 25 C pa Full range na Common-mode VICR input voltage range C ± to ± to ± to ± to V Maximum peak RL = 0 kω 25 C ±2 ±3.5 ±2 ±3.5 ±2 ±3.5 ±2 ±3.5 VOM output voltage RL 0 kω ±2 ±2 ±2 ±2 V swing Full range RL 2 kω ±0 ±0 ±0 ±0 V Large-signal AVD differential voltage VO = ±0 V, RL 2 kω amplification 25 C Full range V/mV B Unity-gain bandwidth 25 C MHz ri Input resistance 25 C Ω CMRR Common-mode VIC = VICRmin, rejection ratio VO = 0, RS = 50 Ω Supply-voltage VCC = ±9 V to ±5 V, ksvr rejection ratio VO = 0, RS = 50 Ω ( VCC ±/ VIO) ICC Supply current (each amplifier) 25 C db 25 C db VO = 0, No load 25 C ma VO/VO2 Crosstalk attenuation AVD = C db All characteristics are measured under open-loop conditions with zero common-mode voltage, unless otherwise specified. Full range is TA = 0 C to 70 C for TL07_C,TL07_AC, TL07_BC and is TA = 0 C to 5 C for TL07_I. Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure. Pulse techniques must be used that maintain the junction temperature as close to the ambient temperature as possible. 7

8 SLOS00I SEPTEMBER 97 REVISED APRIL 200 electrical characteristics, V CC± = ±5 V (unless otherwise noted) TL07M TL07M PARAMETER TEST CONDITIONS TL072M TA MIN TYP MAX MIN TYP MAX UNIT 25 C VIO Input offset voltage VO = 0, RS = 50 Ω mv Full range 9 5 αv IO Temperature coefficient of input offset voltage IIO Input offset current VO = 0 IIB Input bias current VO = 0 VICR VOM AVD Common-mode input voltage range Maximum peak output voltage swing Large-signal differential voltage amplification VO = 0, RS = 50 Ω Full range µv/ C 25 C pa Full range na 25 C pa 25 C ± 2 to na RL = 0 kω 25 C ±2 ±3.5 ±2 ±3.5 RL 0 kω RL 2 kω VO = ±0 V, RL 2 kω Full range ± 2 to 5 ±2 ±2 V ±0 ±0 25 C B Unity-gain bandwidth TA = 25 C 3 3 MHz ri Input resistance TA = 25 C Ω CMRR ksvr ICC Common-mode rejection VIC = VICRmin, ratio VO = 0, RS = 50 Ω Supply-voltage rejection VCC = ±9 V to ±5 V, ratio ( VCC±/ VIO) VO = 0, RS = 50 Ω Supply current (each amplifier) V V/mV 25 C db 25 C db VO = 0, No load 25 C ma VO/VO2 Crosstalk attenuation AVD = C db Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as possible. All characteristics are measured under open-loop conditions with zero common-mode voltage, unless otherwise specified. Full range is TA = 55 C to 25 C.

9 operating characteristics, V CC± = ±5 V, T A = 25 C SLOS00I SEPTEMBER 97 REVISED APRIL 200 SR tr Vn In THD PARAMETER Slew rate at unity gain VI = 0 V, CL = 00 pf, TEST CONDITIONS RL = 2 kω, See Figure TL07xM ALL OTHERS MIN TYP MAX MIN TYP MAX UNIT V/µs Rise-time overshoot VI = 20 mv, RL = 2 kω, µs factor CL = 00 pf, See Figure 20% 20% Equivalent input noise f = khz nv/ Hz voltage RS = 20 Ω f = 0 Hz to 0 khz µv Equivalent input noise current Total harmonic distortion RS = 20 Ω, f = khz pa/ Hz VIrms = 6 V, RL 2 kω, f = khz AVD =, RS kω, % 0.003% PARAMETER MEASUREMENT INFORMATION 0 kω VI + CL = 00 pf VO RL = 2 kω VI kω + RL VO CL = 00 pf Figure. Unity-Gain Amplifier Figure 2. Gain-of-0 Inverting Amplifier IN IN+ + TL07 N 00 kω N2 OUT.5 kω VCC Figure 3. Input Offset-Voltage Null Circuit 9

10 SLOS00I SEPTEMBER 97 REVISED APRIL 200 TYPICAL CHARACTERISTICS Table of Graphs FIGURE IIB Input bias current Free-air temperature VOM AVD Maximum output voltage Large-signal differential voltage amplification Frequency 5, 6, 7 Free-air temperature Load resistance 9 Supply voltage 0 Free-air temperature Frequency 2 Phase shift Frequency 2 Normalized unity-gain bandwidth Free-air temperature 3 Normalized phase shift Free-air temperature 3 CMRR Common-mode rejection ratio Free-air temperature ICC Supply current Supply voltage 5 Free-air temperature 6 PD Total power dissipation Free-air temperature 7 Normalized slew rate Free-air temperature Vn Equivalent input noise voltage Frequency 9 THD Total harmonic distortion Frequency 20 Large-signal pulse response Time 2 VO Output voltage Elapsed time 22 0

11 SLOS00I SEPTEMBER 97 REVISED APRIL 200 TYPICAL CHARACTERISTICS IIB Input Bias Current na VCC± = ±5 V INPUT BIAS CURRENT FREE-AIR TEMPERATURE VOM V OM Maximum Peak Output Voltage V ±5 ±2.5 ±0 ±7.5 ±5 ÁÁÁ ±2.5 MAXIMUM PEAK OUTPUT VOLTAGE FREQUEY ÎÎÎÎÎ VCC± = ±5 V VCC± = ±0 V VCC± = ±5 V RL = 0 kω TA = 25 C See Figure TA Free-Air Temperature C Figure 0 00 k 0 k 00 k M 0 M f Frequency Hz Figure 5 VOM V Maximum Peak Output Voltage V ÁÁ ÁÁ ±5 ±2.5 ±0 ±7.5 ±5 ±2.5 MAXIMUM PEAK OUTPUT VOLTAGE FREQUEY ÎÎÎÎÎ VCC± = ±5 V VCC± = ±0 V VCC± = ±5 V RL = 2 kω TA = 25 C See Figure 2 VOM V Maximum Peak Output Voltage V ±5 ±2.5 ±0 ±7.5 ±5 ÁÁÁ ÁÁÁ ±2.5 MAXIMUM PEAK OUTPUT VOLTAGE FREQUEY ÎÎÎÎ TA = 25 C TA = 25 C ÎÎÎÎÎ TA = 55 C VCC± = ±5 V RL = 2 kω See Figure k 0 k 00 k f Frequency Hz M 0 M 0 0 k 0 k 00 k 00 k M M 0 M f Frequency Hz Figure 6 Figure 7 Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

12 SLOS00I SEPTEMBER 97 REVISED APRIL 200 TYPICAL CHARACTERISTICS VOM V Maximum Peak Output Voltage V ÁÁ ±5 ±2.5 ±0 ±7.5 ±5 ± MAXIMUM PEAK OUTPUT VOLTAGE FREE-AIR TEMPERATURE VCC± = ±5 V See Figure 2 RL = 0 kω ÎÎÎÎ RL = 2 kω VOM V Maximum Peak Output Voltage V ÁÁ ±5 ±2.5 ±0 ±7.5 ±5 ± MAXIMUM PEAK OUTPUT VOLTAGE LOAD RESISTAE VCC± = ±5 V TA = 25 C See Figure TA Free-Air Temperature C RL Load Resistance kω Figure Figure 9 VOM V OM Maximum Peak Output Voltage V ±5 ±2.5 ±0 ±7.5 ±5 ÁÁ ÁÁ ±2.5 MAXIMUM PEAK OUTPUT VOLTAGE SUPPLY VOLTAGE RL = 0 kω TA = 25 C A AVD Large-Signal Differential Voltage Amplification V/mV LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION FREE-AIR TEMPERATURE VCC± = ±5 V VO = ±0 V RL = 2 kω VCC± Supply Voltage V TA Free-Air Temperature C Figure 0 Figure Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. 2

13 A AVD Large-Signal Differential Voltage Amplification SLOS00I SEPTEMBER 97 REVISED APRIL 200 TYPICAL CHARACTERISTICS LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT FREQUEY Phase Shift VCC± = ±5 V to ±5 V RL = 2 kω TA = 25 C Differential Voltage Amplification Phase Shift 0 00 k 0 k 00 k M f Frequency Hz Figure M.3 NORMALIZED UNITY-GAIN BANDWIDTH AND PHASE SHIFT FREE-AIR TEMPERATURE.03 Normalized Unity-Gain Bandwidth.2 Unity-Gain Bandwidth Phase Shift VCC± = ±5 V RL = 2 kω f = B for Phase Shift TA Free-Air Temperature C Figure Normalized Phase Shift Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. 3

14 SLOS00I SEPTEMBER 97 REVISED APRIL 200 TYPICAL CHARACTERISTICS CMRR Common-Mode Rejection Ratio db COMMON-MODE REJECTION RATIO FREE-AIR TEMPERATURE VCC± = ±5 V RL = 0 kω ICC± Supply Current Per Amplifier ma ÁÁ SUPPLY CURRENT PER AMPLIFIER SUPPLY VOLTAGE TA = 25 C No Signal No Load TA Free-Air Temperature C VCC± Supply Voltage V 6 Figure Figure 5 ICC± Supply Current Per Amplifier ma ÁÁÁ ÁÁÁ SUPPLY CURRENT PER AMPLIFIER FREE-AIR TEMPERATURE VCC± = ±5 V No Signal No Load PD P D Total Power Dissipation mw TOTAL POWER DISSIPATION FREE-AIR TEMPERATURE VCC± = ±5 V No Signal No Load TL07 ÎÎÎÎ TL072 TL TA Free-Air Temperature C TA Free-Air Temperature C 25 Figure 6 Figure 7 Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

15 SLOS00I SEPTEMBER 97 REVISED APRIL 200 TYPICAL CHARACTERISTICS Normalized Slew Rate V/µs VCC± = ±5 V RL = 2 kω CL = 00 pf NORMALIZED SLEW RATE FREE-AIR TEMPERATURE ÁÁÁ 50 ÁÁÁ V Vn n Equivalent Input Noise Voltage nv/hz Hz ÁÁÁ EQUIVALENT INPUT NOISE VOLTAGE FREQUEY VCC± = ±5 V AVD = 0 RS = 20 Ω TA = 25 C TA Free-Air Temperature C k k 0 k 0 k 00 k f Frequency Hz Figure Figure 9 THD Total Harmonic Distortion % TOTAL HARMONIC DISTORTION FREQUEY VCC± = ±5 V AVD = VI(RMS) = 6 V TA = 25 C V I and V O Input and Output Voltages V ÁÁ ÁÁ VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE Output ÎÎÎ Input VCC± = ±5 V RL = 2 kω CL = 00 pf TA = 25 C k k 0 k 0 k 00 k f Frequency Hz t Time µs 3.5 Figure 20 Figure 2 5

16 SLOS00I SEPTEMBER 97 REVISED APRIL 200 TYPICAL CHARACTERISTICS 2 OUTPUT VOLTAGE ELAPSED TIME V VO O Output Voltage mv ÁÁÁ 0 Overshoot 0% 90% tr VCC± = ±5 V RL = 2 kω TA = 25 C t Elapsed Time µs 0.7 Figure 22 6

17 SLOS00I SEPTEMBER 97 REVISED APRIL 200 APPLICATION INFORMATION Table of Application Diagrams APPLICATION DIAGRAM PART NUMBER FIGURE 0.5-Hz square-wave oscillator TL07 23 High-Q notch filter TL07 2 Audio-distribution amplifier TL kHz quadrature oscillator TL AC amplifier TL07 27 RF = 00 kω VCC+ 3.3 kω CF = 3.3 µf f 2 R C F F + 5 V TL07 5 V 3.3 kω kω 9. kω Output Input R C3 C R2 R3 C2 TL07 + VCC Output R R2 2R3.5 M C C2 C3 0 pf 2 f O khz 2 R C Figure Hz Square-Wave Oscillator Figure 2. High-Q Notch Filter VCC+ MΩ VCC+ + TL07 Output A VCC Input µf + TL07 VCC+ 00 kω VCC 00 kω + TL07 Output B 00 µf 00 kω 00 kω VCC+ VCC VCC+ TL07 Output C + VCC Figure 25. Audio-Distribution Amplifier 7

18 SLOS00I SEPTEMBER 97 REVISED APRIL 200 APPLICATION INFORMATION pf 6 sin ωt N kω (see Note A) 5 V VCC+ pf kω. kω + TL072. kω VCC+ TL072 6 cos ωt pf VCC + VCC N kω kω (see Note A) 5 V. kω NOTE A: These resistor values may be adjusted for a symmetrical output. Figure kHz Quadrature Oscillator VCC+ 0. µf 0 kω IN 0 kω MΩ 50 Ω TL07 OUT IN+ + N2 0. µf 0 kω N 00 kω Figure 27. AC Amplifier

19 MECHANICAL DATA MCER00A JANUARY 995 REVISED JANUARY 997 JG (R-GDIP-T) CERAMIC DUAL-IN-LINE 0.00 (0,6) (9,00) (7,) 0.25 (6,22) (,65) 0.05 (,) (,60) 0.05 (0,3) (0,5) MIN 0.30 (7,7) (7,37) (5,0) MAX Seating Plane 0.30 (3,30) MIN 0.00 (2,5) (0,5) 0.05 (0,3) 0.0 (0,36) 0.00 (0,20) /C 0/96 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. This package can be hermetically sealed with a ceramic lid using glass frit. D. Index point is provided on cap for terminal identification. E. Falls within MIL STD 35 GDIP-T

20

21 MECHANICAL DATA MCFP00A JANUARY 995 REVISED DECEMBER 995 U (S-GDFP-F0) CERAMIC DUAL FLATPACK 0.05 (,) (0,66) (6,35) 0.26 (6,0) Base and Seating Plane 0.00 (2,03) (,27) 0.00 (0,20) 0.00 (0,0) (7,62) MAX (0,) 0.05 (0,3) 0.20 (7,) (5,) (,27) (,9) (6,35) (,9) (6,35) Places (0,3) MIN 0079/ B 03/95 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. This package can be hermetically sealed with a ceramic lid using glass frit. D. Index point is provided on cap for terminal identification only. E. Falls within MIL STD 35 GDFP-F0 and JEDEC MO-092AA

22 MECHANICAL DATA MCFP002A JANUARY 995 REVISED FEBRUARY 2002 W (R-GDFP-F) CERAMIC DUAL FLATPACK 0.05 (,) (0,66) (6,60) (5,97) Base and Seating Plane 0.00 (2,03) 0.05 (,) 0.00 (0,20) 0.00 (0,0) 0.20 (7,) MAX 0.09 (0,) 0.05 (0,3) (,27) (9,9) (,5) (0,3) MIN Places (9,) (6,35) (9,) (6,35) 000-2/ C 02/02 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. This package can be hermetically sealed with a ceramic lid using glass frit. D. Index point is provided on cap for terminal identification only. E. Falls within MIL STD 35 GDFP-F and JEDEC MO-092AB

23 MECHANICAL DATA MLCC006B OCTOBER 996 FK (S-CQCC-N**) 2 TERMINAL SHOWN LEADLESS CERAMIC CHIP CARRIER NO. OF TERMINALS ** MIN A MAX MIN B MAX (,69) 0.35 (9,09) (7,0) 0.35 (9,09) A SQ B SQ (,23) 0.60 (6,26) (,7) 0.93 (23,3). (2,99) 0.5 (,63) (6,76) 0.76 (9,32) (2,3).65 (29,59) 0.06 (0,3) 0.95 (2,5) 0.95 (2,5) 0.50 (2,6).07 (26,6) 0.5 (,63) (,22) (,22) 0.5 (2,).063 (27,0) (0,5) 0.00 (0,25) 0.00 (2,03) 0.06 (,63) (0,5) 0.00 (0,25) (,0) 0.05 (,) 0.05 (,) (0,9) 0.02 (0,7) (0,5) (,27) 0.05 (,) (0,9) 000/ D 0/96 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. This package can be hermetically sealed with a metal lid. D. The terminals are gold plated. E. Falls within JEDEC MS-00

24 MECHANICAL DATA MPDI00A JANUARY 995 REVISED JUNE 999 P (R-PDIP-T) PLASTIC DUAL-IN-LINE 0.00 (0,60) (9,02) (6,60) 0.20 (6,0) (,7) MAX (0,5) MIN (,26) (7,62) 0.05 (0,3) (5,0) MAX Gage Plane Seating Plane 0.25 (3,) MIN 0.00 (0,25) NOM 0.02 (0,53) 0.05 (0,3) 0.00 (2,5) 0.00 (0,25) M 0.30 (0,92) MAX 0002/D 05/9 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. Falls within JEDEC MS-00 For the latest package information, go to

25

26 MECHANICAL DATA MSOI002B JANUARY 995 REVISED SEPTEMBER 200 D (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE PINS SHOWN (,27) (0,5) 0.0 (0,35) 0.00 (0,25) (6,20) 0.22 (5,0) 0.00 (0,20) NOM 0.57 (,00) 0.50 (3,) Gage Plane A (0,25) 0.0 (,2) 0.06 (0,0) Seating Plane (,75) MAX 0.00 (0,25) 0.00 (0,0) 0.00 (0,0) DIM PINS ** 6 A MAX 0.97 (5,00) 0.3 (,75) 0.39 (0,00) A MIN (,0) (,55) 0.36 (9,0) 0007/E 09/0 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion, not to exceed (0,5). D. Falls within JEDEC MS-02

27

28

29 MECHANICAL DATA MTSS00C JANUARY 995 REVISED FEBRUARY 999 PW (R-PDSO-G**) PINS SHOWN PLASTIC SMALL-OUTLINE PACKAGE 0,30 0,65 0,0 M 0,9,50,30 6,60 6,20 0,5 NOM Gage Plane A 7 0 0,25 0,75 0,50,20 MAX 0,5 0,05 Seating Plane 0,0 DIM PINS ** A MAX 3,0 5,0 5,0 6,60 7,90 9,0 A MIN 2,90,90,90 6,0 7,70 9, /F 0/97 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion not to exceed 0,5. D. Falls within JEDEC MO-53

30 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio Data Converters dataconverter.ti.com Automotive DSP dsp.ti.com Broadband Interface interface.ti.com Digital Control Logic logic.ti.com Military Power Mgmt power.ti.com Optical Networking Microcontrollers microcontroller.ti.com Security Telephony Video & Imaging Wireless Mailing Address: Texas Instruments Post Office Box Dallas, Texas Copyright 200, Texas Instruments Incorporated