SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

Size: px

Start display at page:

Download "SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS"

Helena Verity Booth
5 years ago
Views:

1 Bidirectional Transceivers Meet or Exceed the Requirements of ANSI Standards TIA/EIA--B and TIA/EIA-8-A and ITU Recommendations V. and X.7 Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments -State Driver and Receiver s Individual Driver and Receiver Enables Wide Positive and Negative Input/ Bus Voltage Ranges Driver Capability... ±6 ma Max Thermal Shutdown Protection Driver Positive and Negative Current Limiting Receiver Input Impedance... kω Min Receiver Input Sensitivity... ± mv Receiver Input Hysteresis... mv Typ Operate From Single -V Supply SLLSD JULY 98 REVISED APRIL SN676B...D OR P PACKAGE SN776B... D, P, OR PS PACKAGE (TOP VIEW) R RE DE D V CC B A GND description/ordering information The SN676B and SN776B differential bus transceivers are integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet ANSI Standards TIA/EIA--B and TIA/EIA-8-A and ITU Recommendations V. and X.7. The SN676B and SN776B combine a -state differential line driver and a differential input line receiver, both of which operate from a single -V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or V CC =. These ports feature wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications. TA ORDERING INFORMATION PACKAGE ORDERABLE PART NUMBER TOP-SIDE MARKING PDIP (P) Tube of SN776BP SN776BP C to 7 C SOIC (D) Tube of 7 SN776BD Reel of SN776BDR 776B SOP (PS) Reel of SN776BPSR A76B PDIP (P) Tube of SN676BP SN676BP C to C Tube of 7 SN676BD SOIC (D) Reel of SN676BDR 676B Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright, Texas Instruments Incorporated On products compliant to MIL-PRF-8, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters. POST OFFICE BOX 6 DALLAS, TEXAS 76

2 SLLSD JULY 98 REVISED APRIL description/ordering information (continued) The driver is designed for up to 6 ma of sink or source current. The driver features positive and negative current limiting and thermal shutdown for protection from line-fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately C. The receiver features a minimum input impedance of kω, an input sensitivity of ± mv, and a typical input hysteresis of mv. The SN676B and SN776B can be used in transmission-line applications employing the SN77 and SN77 quadruple differential line drivers and SN77 and SN77 quadruple differential line receivers. Function Tables DRIVER INPUT ENABLE OUTPUTS D DE A B H H H L L H L H X L Z Z logic diagram (positive logic) RECEIVER DIFFERENTIAL INPUTS ENABLE OUTPUT A B RE R VID. V L H. V < VID <. V L? VID. V L L X H Z Open L? H = high level, L = low level,? = indeterminate, X = irrelevant, Z = high impedance (off) DE D RE R 6 7 A B Bus POST OFFICE BOX 6 DALLAS, TEXAS 76

3 SLLSD JULY 98 REVISED APRIL schematics of inputs and outputs EQUIVALENT OF EACH INPUT TYPICAL OF A AND B I/O PORTS TYPICAL OF RECEIVER OUTPUT VCC R(eq) VCC VCC 8 Ω NOM Input 6.8 kω NOM 96 Ω NOM 96 Ω NOM Driver input: R(eq) = kω NOM Enable inputs: R(eq )= 8 kω NOM R(eq) = Equivalent Resistor Input/ Port GND absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC (see Note ) V Voltage range at any bus terminal V to V Enable input voltage, V I V Package thermal impedance, θ JA (see Notes and ): D package C/W P package C/W PS package C/W Operating virtual junction temperature, T J C Lead temperature,6 mm (/6 inch) from case for seconds C Storage temperature range, T stg C to C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES:. All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.. Maximum power dissipation is a function of TJ(max), θ JA, and TA. The maximum allowable power dissipation at any allowable ambient temperature is PD = (TJ(max) TA)/θ JA. Operating at the absolute maximum TJ of C can affect reliability.. The package thermal impedance is calculated in accordance with JESD -7. POST OFFICE BOX 6 DALLAS, TEXAS 76

4 SLLSD JULY 98 REVISED APRIL recommended operating conditions MIN TYP MAX UNIT VCC Supply voltage.7. V VI or VIC Voltage at any bus terminal (separately or common mode) 7 V VIH High-level input voltage D, DE, and RE V VIL Low-level input voltage D, DE, and RE.8 V VID Differential input voltage (see Note ) ± V IOH High-level output current Driver 6 ma Receiver µa IOL Low-level output current Driver 6 Receiver 8 ma TA Operating free-air temperature SN676B SN776B 7 C NOTE : Differential input/output bus voltage is measured at the noninverting terminal A, with respect to the inverting terminal B. POST OFFICE BOX 6 DALLAS, TEXAS 76

5 DRIVER SECTION SLLSD JULY 98 REVISED APRIL electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VIK Input clamp voltage II = 8 ma. V VO voltage IO = 6 V VOD Differential output voltage IO =..6 6 V VOD Differential output voltage RL = Ω, See Figure / VOD or RL = Ω, See Figure.. VOD Differential output voltage See Note. V VOD Change in magnitude =Ω of differential output voltage RL Ω or Ω, See Figure ±. V VOC Common-mode mode output voltage RL = Ω or Ω, See Figure VOC IO Change in magnitude =Ω of common-modeoutput voltage RL Ω or Ω, See Figure ±. V current + disabled, VO = V See Note 6 VO = 7 V.8 IIH High-level input current VI =. V µa IIL Low-level input current VI =. V µa IOS Short-circuit output current ICC Supply current (total package) No load VO = 7 V VO = VO = VCC VO = V s enabled 7 s disabled 6 The power-off measurement in ANSI Standard TIA/EIA--B applies to disabled outputs only and is not applied to combined inputs and outputs. All typical values are at VCC = V and TA = C. VOD and VOC are the changes in magnitude of VOD and VOC, respectively, that occur when the input is changed from a high level to a low level. The minimum VOD with a -Ω load is either / VOD or V, whichever is greater. NOTES:. See ANSI Standard TIA/EIA-8-A, Figure., Test Termination Measurement. 6. This applies for both power on and off; refer to ANSI Standard TIA/EIA-8-A for exact conditions. The TIA/EIA--B limit does not apply for a combined driver and receiver terminal. switching characteristics, V CC = V, R L = Ω, T A = C (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT td(od) Differential-output delay time RL = Ω, See Figure ns tt(od) Differential-output transition time RL = Ω, See Figure ns tpzh enable time to high level See Figure 8 ns tpzl enable time to low level See Figure 6 ns tphz disable time from high level See Figure ns tplz disable time from low level See Figure ns V V ma ma ma POST OFFICE BOX 6 DALLAS, TEXAS 76

6 SLLSD JULY 98 REVISED APRIL SYMBOL EQUIVALENTS DATA-SHEET PARAMETER TIA/EIA--B TIA/EIA-8-A VO Voa, Vob Voa, Vob VOD Vo Vo VOD Vt (RL = Ω) Vt (RL = Ω) Vt (test termination VOD measurement ) VOD Vt Vt Vt Vt VOC Vos Vos VOC Vos Vos Vos Vos IOS Isa, Isb IO Ixa, Ixb Iia, Iib RECEIVER SECTION electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VIT+ Positive-going input threshold voltage VO =.7 V, IO =. ma. V VIT Negative-going input threshold voltage VO =. V, IO = 8 ma. V Vhys Input hysteresis voltage (VIT+ VIT ) mv VIK Enable Input clamp voltage II = 8 ma. V VID = mv, VOH High-level output voltage See Figure VID = mv, VOL Low-level output voltage See Figure IOH = µa,, IOL = 8 ma, 7.7 V. V IOZ High-impedance-state output current VO =. V to. V ± µa II Line input current Other input = V, VI = V See Note 7 VI = 7 V.8 IIH High-level enable input current VIH =.7 V µa IIL Low-level enable input current VIL =. V µa ri Input resistance VI = V kω IOS Short-circuit output current 8 ma ICC Supply current (total package) No load s enabled s disabled 6 All typical values are at VCC = V, TA = C. The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only. NOTE 7: This applies for both power on and power off. Refer to EIA Standard TIA/EIA-8-A for exact conditions. ma ma 6 POST OFFICE BOX 6 DALLAS, TEXAS 76

7 switching characteristics, V CC = V, C L = pf, T A = C SLLSD JULY 98 REVISED APRIL tplh tphl tpzh tpzl tphz tplz PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Propagation delay time, low- to high-level output VID = to V, See Figure 6 Propagation delay time, high- to low-level output ns enable time to high level See Figure 7 enable time to low level ns disable time from high level See Figure 7 disable time from low level 7 ns PARAMETER MEASUREMENT INFORMATION VOD RL RL VOC VID VOL +IOL VOH IOH Figure. Driver V OD and V OC Figure. Receiver V OH and V OL Generator (see Note B) Ω V RL = Ω CL = pf (see Note A) Input. V td(od) % % tt(od) V. V V td(od) 9%. V % %. V tt(od) TEST CIRCUIT VOLTAGE WAVEFORMS NOTES: A. CL includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: PRR MHz, % duty cycle, tr 6 ns, tf 6 ns, ZO = Ω. Figure. Driver Test Circuit and Voltage Waveforms POST OFFICE BOX 6 DALLAS, TEXAS 76 7

8 SLLSD JULY 98 REVISED APRIL PARAMETER MEASUREMENT INFORMATION V or V Generator (see Note B) Ω S CL = pf (see Note A) RL = Ω Input tpzh. V. V. V tphz V V. V VOH Voff V TEST CIRCUIT VOLTAGE WAVEFORMS NOTES: A. CL includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: PRR MHz, % duty cycle, tr 6 ns, tf 6 ns, ZO = Ω. Figure. Driver Test Circuit and Voltage Waveforms V or V Generator (see Note B) Ω S CL = pf (see Note A) V RL = Ω Input tpzl. V. V. V V V tplz V. V VOL TEST CIRCUIT VOLTAGE WAVEFORMS NOTES: A. CL includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: PRR MHz, % duty cycle, tr 6 ns, tf 6 ns, ZO = Ω. Figure. Driver Test Circuit and Voltage Waveforms V Generator (see Note B) Ω. V V TEST CIRCUIT CL = pf (see Note A) Input tplh. V. V tphl. V. V VOLTAGE WAVEFORMS V VOH VOL NOTES: A. CL includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: PRR MHz, % duty cycle, tr 6 ns, tf 6 ns, ZO = Ω. Figure 6. Receiver Test Circuit and Voltage Waveforms 8 POST OFFICE BOX 6 DALLAS, TEXAS 76

9 PARAMETER MEASUREMENT INFORMATION SLLSD JULY 98 REVISED APRIL. V. V S kω S V CL = pf (see Note A) kω N96 or Equivalent Generator (see Note B) Ω S TEST CIRCUIT Input tpzh V. V V S to. V S Open S Closed Input tpzl V. V S to. V V S Closed S Open. V VOH V. V. V VOL Input. V V S to. V S Closed S Closed V Input. V V V S to. V S Closed S Closed tphz tplz. V VOH. V. V. V VOL VOLTAGE WAVEFORMS NOTES: A. CL includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: PRR MHz, % duty cycle, tr 6 ns, tf 6 ns, ZO = Ω. Figure 7. Receiver Test Circuit and Voltage Waveforms POST OFFICE BOX 6 DALLAS, TEXAS 76 9

10 SLLSD JULY 98 REVISED APRIL TYPICAL CHARACTERISTICS VOH V High-Level Voltage V..... DRIVER HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT VCC = V TA = C V OL Low-Level Voltage V..... DRIVER LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT CURRENT VCC = V TA = C 6 8 IOH High-Level Current ma 6 8 IOL Low-Level Current ma Figure 8 Figure 9 VOD V Differential Voltage V.... DRIVER DIFFERENTIAL OUTPUT VOLTAGE OUTPUT CURRENT VCC = V TA = C IO Current ma 9 Figure POST OFFICE BOX 6 DALLAS, TEXAS 76

11 TYPICAL CHARACTERISTICS SLLSD JULY 98 REVISED APRIL VOH V High-Level Voltage V..... RECEIVER HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT VID =. V TA = C VCC =.7 V Figure VCC =. V VCC = V IOH High-Level Current ma VOH V High-Level Voltage V..... RECEIVER HIGH-LEVEL OUTPUT VOLTAGE FREE-AIR TEMPERATURE VCC = V VID = mv IOH = µa Only the C to 7 C portion of the curve applies to the SN776B. Figure 6 8 TA Free-Air Temperature C RECEIVER LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT CURRENT RECEIVER LOW-LEVEL OUTPUT VOLTAGE FREE-AIR TEMPERATURE VOL V Low-Level Voltage V VCC = V TA = C VOL V Low-Level Voltage V VCC = V VID = mv IOL = 8 ma IOL Low-Level Current ma 6 8 TA Free-Air Temperature C Figure Figure POST OFFICE BOX 6 DALLAS, TEXAS 76

12 SLLSD JULY 98 REVISED APRIL TYPICAL CHARACTERISTICS VO V O Voltage V RECEIVER OUTPUT VOLTAGE ENABLE VOLTAGE VID =. V Load = 8 kω to GND TA = C VCC = V VCC =. V VCC =.7 V VO O Voltage V 6 VCC =. V VCC =.7 V RECEIVER OUTPUT VOLTAGE ENABLE VOLTAGE VID =. V Load = kω to VCC TA = C VCC = V... VI Enable Voltage V.. VI Enable Voltage V. Figure Figure 6 APPLICATION INFORMATION SN676B SN776B SN676B SN776B RT RT Up to Transceivers NOTE A: The line should be terminated at both ends in its characteristic impedance (RT = ZO). Stub lengths off the main line should be kept as short as possible. Figure 7. Typical Application Circuit POST OFFICE BOX 6 DALLAS, TEXAS 76

13 MECHANICAL DATA MPDIA JANUARY 99 REVISED JUNE 999 P (R-PDIP-T8) PLASTIC DUAL-IN-LINE 8. (,6). (9,).6 (6,6). (6,).7 (,78) MAX. (,) MIN. (8,6). (7,6). (,8). (,8) MAX Gage Plane Seating Plane. (,8) MIN. (,) NOM. (,). (,8). (,). (,) M. (,9) MAX 8/D /98 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. Falls within JEDEC MS- For the latest package information, go to POST OFFICE BOX 6 DALLAS, TEXAS 76

16 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio Data Converters dataconverter.ti.com Automotive DSP dsp.ti.com Broadband Interface interface.ti.com Digital Control Logic logic.ti.com Military Power Mgmt power.ti.com Optical Networking Microcontrollers microcontroller.ti.com Security Telephony Video & Imaging Wireless Mailing Address: Texas Instruments Post Office Box 6 Dallas, Texas 76 Copyright, Texas Instruments Incorporated

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS SN676B, SN776B Bidirectional Transceivers Meet or Exceed the Requirements of ANSI Standards TIA/EIA--B and TIA/EIA-8-A and ITU Recommendations V. and X.7 Designed for Multipoint Transmission on Long Bus