Advanced Packaging Technology Symposium

Size: px
Start display at page:

Download "Advanced Packaging Technology Symposium"

Transcription

1 Advanced Packaging Technology Symposium

2 General Information Date Wednesday, September 7 th, 2016 Venue Theme Forum Chairman Moderator 08:30 17:00 (08:30 09:00 for registration) Grande Luxe Banquet Grand Ballroom, Chinatrust Financial Building Fan Out Solutions Cost effective FO Solution, 3D/SiP FO solution, Fine Patterning Mr. Mike Liang / 梁明成, President, Amkor/ Vice Chairman, SEMI PKG&TEST Committee Mr. Min Yoo/ 柳敏, Vice President, Amkor Technology Taiwan, Inc.

3 Advanced Packaging Technology Symposium Theme: Fan Out Solutions Cost effective FO Solution, 3D/SiP FO solution, Fine Patterning Outline Typical technology stream of advanced packages have been pursuing the needs for higher performance with lower power consumption, especially in mobile devices. However, various applications are recently driving new trends and innovations which are Internet of Things, Wearable Electronics, and Automotive Electronics as well Mobile Handsets. Wafer Level Package (WLP) driving stronger unit volume growth is one of typical example for best scaling with chip size package platform, but has the limitation to get high I/O density. Obviously, Wafer Level Fan-Out (WLFO) has been introduced into production to provide high I/O density as a solution by extending package size without using substrate. And it enables the creation of 3D structure and side by side integration of multiple dies. However 3D and side by side integration capabilities of traditional WLFO are limited by processes and equipment used for circuit patterning. This includes very dense routing between multiple dies, fine pitch vertical interface for 3D stack, passive integration for SiP and package profile reduction. In this year, Advanced Packaging Technology Forum will be get emphasized to provide various Fan out solution by experts and valuable topics (Cost effectiveness, 3D/SiP and Fine patterning) interacting with core advanced packaging technology to overcome technical hurdle for fan out packages.

4 SEMICON 2016 Adv. PKG Forum Tentative Agenda Topic & Speaker 08:30-09:00 Registration 09:00-09:03 Welcome Remarks by SEMI Executives Mr. Peter Gillespie, Chief Marketing Officer, SEMI 09:03-09:10 Opening Remarks & Moderator Mr. Min Yoo/, Vice President, Amkor Technology Taiwan, Inc. 09:10-09:35 Emerging Trends and Applications of IoT in Post-Smartphone Era Mr. Ray Yang/, Deputy Program Director, IEK Choice of Wafer Level Fan Out or Panel Level Fan Out 09:35-10:00 Dr. ChoonHeung Lee, Vice President/ Global CTO,Advanced Packaging, Lam Research USA 10:00-10:25 Advanced Fan Out Packaging Roadmap Mr. Ron Huemoeller, Corporate VP/Head of WWRD & Technology Strategy, Amkor 10:25-10:45 Break 10:45-11:10 Fan Out, the Next Wave Heterogeneous Integration Solution Mr. Walter Jau/, Sr. Technical Director, ASE 11:10-11:35 Full-field Projection Scanner Patterning Resolution and Overlay Performance Dr. Markus Arendt, President, SUSS MicroTec Photonic Systems, Inc. 11:35-12:00 Multi Beam Laser Dicing Technology for Chipping Free WLCSP Mr. Peter Dijstra, Director Sales, Service & Marketing, ASM 12:00-13:30 Lunch Break

5 SEMICON 2016 Adv. PKG Forum Tentative Agenda Topic & Speaker 13:30-13:35 Opening Remarks & Moderator Mr. Min Yoo/ 柳敏, Vice President, Amkor Technology Taiwan, Inc. 13:35-14:00 Plasma Dicing: More Die Stronger Die Mr. Richard Barnett, Manager, Etch Products, SPTS 14:00-14:25 Innovative Wafer Molding System for Fan Out Mr. Akira Katsuyama, Sales Professional, APIC YAMADA CORPORATION Understanding and Mitigating Electrodeposition Throughput 14:25-14:50 Limitations Dr. Steven Mayer, Managing Director and Corporate Fellow, Lam Research 14:50-15:15 Solder Alloy Development for FOWLP Mr. Hikaru Nomura, Solder Technical Center Reseacher, Senju 15:15-15:35 Break Optimizing Equipment Selection for Diverse Fan-Out Process 15:35-16:00 Flows Mr. Tom Strothmann, Director Product Management, Kulicke & Soffa 16:00-16:25 Integrated Die-level E-test, Vision and T&R Solutions for WLCSP Mr. Fumiaki Shigeoka, Chief Technology Officer, Ueno SEIKI 16:25-16:50 Topic: TBD Protec 16:50 Adjournment

The Future of Packaging ~ Advanced System Integration

The Future of Packaging ~ Advanced System Integration The Future of Packaging ~ Advanced System Integration Enabling a Microelectronic World R. Huemoeller SVP, Adv. Product / Platform Develop June 2013 Product Segments End Market % Share Summary 2 New Product

More information

Fan-Out Solutions: Today, Tomorrow the Future Ron Huemoeller

Fan-Out Solutions: Today, Tomorrow the Future Ron Huemoeller Fan-Out Solutions: Today, Tomorrow the Future Ron Huemoeller Corporate Vice President, WW RnD & Technology Strategy 1 In the Beginning ewlb 2 Fan Out Packaging Emerges Introduction of Fan Out (ewlb) Marketed

More information

Min Tao, Ph. D, Ashok Prabhu, Akash Agrawal, Ilyas Mohammed, Ph. D, Bel Haba, Ph. D Oct , IWLPC

Min Tao, Ph. D, Ashok Prabhu, Akash Agrawal, Ilyas Mohammed, Ph. D, Bel Haba, Ph. D Oct , IWLPC PACKAGE-ON-PACKAGE INTERCONNECT FOR FAN-OUT WAFER LEVEL PACKAGES Min Tao, Ph. D, Ashok Prabhu, Akash Agrawal, Ilyas Mohammed, Ph. D, Bel Haba, Ph. D Oct 18-20 2016, IWLPC 1 Outline Laminate to Fan-Out

More information

Laminate Based Fan-Out Embedded Die Technologies: The Other Option

Laminate Based Fan-Out Embedded Die Technologies: The Other Option Laminate Based Fan-Out Embedded Die Technologies: The Other Option Theodore (Ted) G. Tessier, Tanja Karila*, Tuomas Waris*, Mark Dhaenens and David Clark FlipChip International, LLC 3701 E University Drive

More information

SiP packaging technology of intelligent sensor module. Tony li

SiP packaging technology of intelligent sensor module. Tony li SiP packaging technology of intelligent sensor module Tony li 2016.9 Contents What we can do with sensors Sensor market trend Challenges of sensor packaging SiP technology to overcome challenges Overview

More information

First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration

First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration Tailong Shi, Chintan Buch,Vanessa Smet, Yoichiro Sato, Lutz Parthier, Frank Wei

More information

New Wave SiP solution for Power

New Wave SiP solution for Power New Wave SiP solution for Power Vincent Lin Corporate R&D ASE Group APEC March 7 th, 2018 in San Antonio, Texas. 0 Outline Challenges Facing Human Society Energy, Environment and Traffic Autonomous Driving

More information

POSSUM TM Die Design as a Low Cost 3D Packaging Alternative

POSSUM TM Die Design as a Low Cost 3D Packaging Alternative POSSUM TM Die Design as a Low Cost 3D Packaging Alternative The trend toward 3D system integration in a small form factor has accelerated even more with the introduction of smartphones and tablets. Integration

More information

MEDIA RELEASE FOR IMMEDIATE RELEASE. 8 November 2017

MEDIA RELEASE FOR IMMEDIATE RELEASE. 8 November 2017 MEDIA RELEASE FOR IMMEDIATE RELEASE 8 November 2017 A*STAR IME S NEW MULTI-CHIP FAN-OUT WAFER LEVEL PACKAGING DEVELOPMENT LINE TO DRIVE INNOVATION AND GROWTH IN SEMICONDUCTOR INDUSTRY State-of-the-art

More information

The Collaboration Engine: Enabling Innovation in Microelectronics

The Collaboration Engine: Enabling Innovation in Microelectronics The Collaboration Engine: Enabling Innovation in Microelectronics Karen Savala President, SEMI Americas Outline About SEMI Semiconductors: A History of Collaboration Collaboration in other Microelectronics

More information

Semiconductor Process Diagnosis and Prognosis for DSfM

Semiconductor Process Diagnosis and Prognosis for DSfM Semiconductor Process Diagnosis and Prognosis for DSfM Department of Electronic Engineering Prof. Sang Jeen Hong Nov. 19, 2014 1/2 Agenda 1. Semiconductor Manufacturing Industry 2. Roles of Semiconductor

More information

Advanced Wafer Level Packaging of RF-MEMS with RDL Inductor

Advanced Wafer Level Packaging of RF-MEMS with RDL Inductor Advanced Wafer Level Packaging of RF-MEMS with RDL Inductor Paul Castillou, Roberto Gaddi, Rob van Kampen, Yaojian Lin*, Babak Jamshidi** and Seung Wook Yoon*** Cavendish Kinetics, 2960 North First Street,

More information

MEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016

MEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016 MEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016 A*STAR S IME KICKS OFF CONSORTIA TO DEVELOP ADVANCED PACKAGING SOLUTIONS FOR NEXT-GENERATION INTERNET OF THINGS APPLICATIONS AND HIGH-PERFORMANCE WIRELESS

More information

Beyond State-of-the-Art: Integration of MEMS in Fan-Out Wafer-Level Packaging Technology based System-in-Package (WLSiP)

Beyond State-of-the-Art: Integration of MEMS in Fan-Out Wafer-Level Packaging Technology based System-in-Package (WLSiP) Beyond State-of-the-Art: Integration of MEMS in Fan-Out Wafer-Level Packaging Technology based System-in-Package (WLSiP) Steffen Kröhnert, Director of Technology André Cardoso, Senior R&D Integration Engineer

More information

Flexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract)

Flexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract) Flexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract) by Tom Strothmann, *Damien Pricolo, **Seung Wook Yoon, **Yaojian Lin STATS ChipPAC Inc.1711 W Greentree Drive Tempe,

More information

TechSearch International, Inc. Corporate Overview E. Jan Vardaman, President

TechSearch International, Inc. Corporate Overview E. Jan Vardaman, President TechSearch International, Inc. Corporate Overview E. Jan Vardaman, President Corporate Background Founded in 1987 and headquartered in Austin, Texas Recognized around the world as a leading consulting

More information

Adaptive Patterning. ISS 2019 January 8th

Adaptive Patterning. ISS 2019 January 8th Creating a system to balance natural variation ISS 2019 January 8th Tim Olson Founder & CTO Let s start with an industry perspective Historically, three distinct electronic industry silos Foundries SATS

More information

15 APRIL 2015 A*STAR S IME SMART DEVICES. capabilities. Semiconductors, Technologies, multi-functional. Page 1 of

15 APRIL 2015 A*STAR S IME SMART DEVICES. capabilities. Semiconductors, Technologies, multi-functional. Page 1 of MEDIA RELEASE FOR IMMEDIATE RELEASE 15 APRIL 2015 A*STAR S IME AND INDUSTRY PARTNERS TO ENABLE HIGH DENSITY / LOW-COST PACKAGINGG TECHNOLOGY FOR SYSTEM SCALING WITHIN SMART DEVICES New capabilities in

More information

Opportunities and challenges of silicon photonics based System-In-Package

Opportunities and challenges of silicon photonics based System-In-Package Opportunities and challenges of silicon photonics based System-In-Package ECTC 2014 Panel session : Emerging Technologies and Market Trends of Silicon Photonics Speaker : Stéphane Bernabé (Leti Photonics

More information

SWTW 2000, June Assessing Pad Damage and Bond Integrity for Fine Pitch Probing

SWTW 2000, June Assessing Pad Damage and Bond Integrity for Fine Pitch Probing SWTW 2000, June 11-14 Assessing Pad Damage and Bond Integrity for Fine Pitch Probing Dean Gahagan, Pyramid Probe Division, Cascade Microtech & Lee Levine, Kulicke & Soffa Industries Challenges of die shrinks

More information

2016 Substrate & Package Technology Workshop Highlight

2016 Substrate & Package Technology Workshop Highlight 2016 Substrate & Package Technology Workshop Highlight Webinar July 13, 2016 Theme of the Workshop inemi roadmap and Technical plan highlighted that year 2015 was the year entering critical package technology

More information

MAPPER: High throughput Maskless Lithography

MAPPER: High throughput Maskless Lithography MAPPER: High throughput Maskless Lithography Marco Wieland CEA- Leti Alterative Lithography workshop 1 Today s agenda Introduction Applications Qualification of on-tool metrology by in-resist metrology

More information

Organic Packaging Substrate Workshop Overview

Organic Packaging Substrate Workshop Overview Organic Packaging Substrate Workshop Overview Organized by: International Electronics Manufacturing Initiative (inemi) Mario A. Bolanos November 17-18, 2009 1 Organic Packaging Substrate Workshop Work

More information

Market and technology trends in advanced packaging

Market and technology trends in advanced packaging Close Market and technology trends in advanced packaging Executive OVERVIEW Recent advances in device miniaturization trends have placed stringent requirements for all aspects of product manufacturing.

More information

WORLD ANGEL INVESTMENT SUMMIT

WORLD ANGEL INVESTMENT SUMMIT 2018 WORLD ANGEL INVESTMENT SUMMIT TORONTO, ON SEPTEMBER 25-27, 2018 ANGEL GROUP PARTNERSHIP OPPORTUNITIES The Flagship Event for the Global Angel Investor Community Event Details Date: September 25-27,

More information

Disruptive Developments for Advanced Die Attach to Tackle the Challenges of Heterogeneous Integration

Disruptive Developments for Advanced Die Attach to Tackle the Challenges of Heterogeneous Integration Disruptive Developments for Advanced Die Attach to Tackle the Challenges of Heterogeneous Integration Hugo Pristauz & Andreas Mayr, Besi Austria presented by: Stefan Behler, Besi Switzerland ECTC 2018

More information

450mm patterning out of darkness Backend Process Exposure Tool SOKUDO Lithography Breakfast Forum July 10, 2013 Doug Shelton Canon USA Inc.

450mm patterning out of darkness Backend Process Exposure Tool SOKUDO Lithography Breakfast Forum July 10, 2013 Doug Shelton Canon USA Inc. 450mm patterning out of darkness Backend Process Exposure Tool SOKUDO Lithography Breakfast Forum 2013 July 10, 2013 Doug Shelton Canon USA Inc. Introduction Half Pitch [nm] 2013 2014 2015 2016 2017 2018

More information

Innovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538

Innovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538 Innovations Push Package-on-Package Into New Markets by Flynn Carson STATS ChipPAC Inc. 47400 Kato Rd Fremont, CA 94538 Copyright 2010. Reprinted from Semiconductor International, April 2010. By choosing

More information

2015 ITRS/RC Summer Meeting

2015 ITRS/RC Summer Meeting 2015 ITRS/RC Summer Meeting July 11 and 12, Stanford University, CISX 101 July 11 Time Duration Presentation Title Speaker Affiliation 7:30 am Breakfast 8:00 am 60 min Introduction Paolo Gargini ITRS 9:00am

More information

2D to 3d architectures: back to the future

2D to 3d architectures: back to the future 2D to 3d architectures: back to the future Raja Swaminathan Package architect Intel Corporation 2018 IMAPS Device Packaging Keynote, 03/06/2018 acknowledgements Ravi Mahajan, Ram Viswanath, Bob Sankman,

More information

Topics and Abstracts: Advanced Packaging Forum (Chairperson)

Topics and Abstracts: Advanced Packaging Forum (Chairperson) (Chairperson) Session Chair Ms. Lily KHOR Carsem Technology Center, Malaysia Group Manager, Research & Development Lily Khor is currently the Group R&D Manager for Carsem Technology Center. Her job responsibilities

More information

Semiconductor and LED Markets. Jon Sabol Vice President and General Manager Semiconductor and LED Division

Semiconductor and LED Markets. Jon Sabol Vice President and General Manager Semiconductor and LED Division Semiconductor and LED Markets Jon Sabol Vice President and General Manager Semiconductor and LED Division Semiconductor & LED Investing in Semiconductor and LED $ Millions 300 200 27% CAGR 100 0 * FY06

More information

Trends in Advanced Packaging Technologies An IMAPS UK view

Trends in Advanced Packaging Technologies An IMAPS UK view Trends in Advanced Packaging Technologies An IMAPS UK view Andy Longford Chair IMAPS UK 2007 9 PandA Europe IMAPS UK IeMRC Interconnection event December 2008 1 International Microelectronics And Packaging

More information

Enabling concepts: Packaging Technologies

Enabling concepts: Packaging Technologies Enabling concepts: Packaging Technologies Ana Collado / Liam Murphy ESA / TEC-EDC 01/10/2018 ESA UNCLASSIFIED - For Official Use Enabling concepts: Packaging Technologies Drivers for the future: Higher

More information

inemi OPTOELECTRONICS ROADMAP FOR 2004 Dr. Laura J. Turbini University of Toronto SMTA International September 26, 2005

inemi OPTOELECTRONICS ROADMAP FOR 2004 Dr. Laura J. Turbini University of Toronto SMTA International September 26, 2005 inemi OPTOELECTRONICS ROADMAP FOR 2004 0 Dr. Laura J. Turbini University of Toronto SMTA International September 26, 2005 Outline Business Overview Traditional vs Jisso Packaging Levels Optoelectronics

More information

Yole Developpement. Developpement-v2585/ Publisher Sample

Yole Developpement.  Developpement-v2585/ Publisher Sample Yole Developpement http://www.marketresearch.com/yole- Developpement-v2585/ Publisher Sample Phone: 800.298.5699 (US) or +1.240.747.3093 or +1.240.747.3093 (Int'l) Hours: Monday - Thursday: 5:30am - 6:30pm

More information

7 th Asia Smart City Conference

7 th Asia Smart City Conference 7 th Asia Smart City Conference In Yokohama 13-15 Nov. 2018 Program Outline (tentative) Organizers Organizer :City of Yokohama Co-organizer :Tokyo Development Learning Center (World Bank Group) Asian Development

More information

SOLDER BUMP FLIP CHIP BONDING FOR PIXEL DETECTOR HYBRIDIZATION

SOLDER BUMP FLIP CHIP BONDING FOR PIXEL DETECTOR HYBRIDIZATION SOLDER BUMP FLIP CHIP BONDING FOR PIXEL DETECTOR HYBRIDIZATION Jorma Salmi and Jaakko Salonen VTT Information Technology Microelectronics P.O. Box 1208 FIN-02044 VTT, Finland (visiting: Micronova, Tietotie

More information

Fan-Out Wafer Level Packaging Patent Landscape Analysis

Fan-Out Wafer Level Packaging Patent Landscape Analysis Fan-Out Wafer Level Packaging Patent Landscape Analysis Source: Infineon Source: TSMC Source: ASE November 2016 Source: Deca Technologies Source: STATS ChipPAC Source: Nepes KnowMade Patent & Technology

More information

Brief Introduction of Sigurd IC package Assembly

Brief Introduction of Sigurd IC package Assembly Brief Introduction of Sigurd IC package Assembly Content Package Development Trend Product Brief Sawing type QFN Representative MEMS Product LGA Light Sensor Proximity Sensor High Yield Capability Low

More information

Chapter 7 Introduction to 3D Integration Technology using TSV

Chapter 7 Introduction to 3D Integration Technology using TSV Chapter 7 Introduction to 3D Integration Technology using TSV Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Why 3D Integration An Exemplary TSV Process

More information

MEPTEC Roadmaps 2013 Session 1 Notes. Paul Werbaneth 3D InCites

MEPTEC Roadmaps 2013 Session 1 Notes. Paul Werbaneth 3D InCites MEPTEC Roadmaps 2013 Session 1 Notes Paul Werbaneth 3D InCites www.3dincites.com Session 1: Product Drivers Panel Moderator: Joel Camarda, Amonix Panelists: Mudasir Ahmad, Cisco Farshad Ghahghahi, LSI

More information

International Technology Roadmap for Semiconductors. Dave Armstrong Advantest Ira Feldman Feldman Engineering Marc Loranger - FormFactor

International Technology Roadmap for Semiconductors. Dave Armstrong Advantest Ira Feldman Feldman Engineering Marc Loranger - FormFactor International Technology Roadmap for Semiconductors Dave Armstrong Advantest Ira Feldman Feldman Engineering Marc - FormFactor Who are we? Why a roadmap? What is the purpose? Example Trends How can you

More information

Midaz Micro-Slab DPSS Lasers:

Midaz Micro-Slab DPSS Lasers: Midaz Micro-Slab DPSS Lasers: Higher power & pulse rate for higher speed micromachining Professor Mike Damzen Midaz Laser Ltd 4 June 2008 AILU Meeting Industrial opportunities in laser micro and nano processing

More information

Advances in stacked-die packaging

Advances in stacked-die packaging pg.10-15-carson-art 16/6/03 4:12 pm Page 1 The stacking of die within IC packages, primarily Chip Scale Packages (CSP) Ball Grid Arrays (BGAs) has evolved rapidly over the last few years. The now standard

More information

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website : 9 rue Alfred Kastler - BP 10748-44307 Nantes Cedex 3 - France Phone : +33 (0) 240 180 916 - email : info@systemplus.fr - website : www.systemplus.fr April 2012 - Version 1 Written by: Romain FRAUX DISCLAIMER

More information

Theme (& Keynote) on Sep. 5: Innovation Policy in the Structural Transformation Era

Theme (& Keynote) on Sep. 5: Innovation Policy in the Structural Transformation Era Provisional Outline of The 14 th International Conference on Industrial Technology Innovation Date: 2013, Sep. 5-6 (Thursday and Friday) Location and structure: Day 1: in Taipei City - open to academics,

More information

The Advantages of Integrated MEMS to Enable the Internet of Moving Things

The Advantages of Integrated MEMS to Enable the Internet of Moving Things The Advantages of Integrated MEMS to Enable the Internet of Moving Things January 2018 The availability of contextual information regarding motion is transforming several consumer device applications.

More information

International Technology Roadmap for Semiconductors. Dave Armstrong Advantest Ira Feldman Feldman Engineering Marc Loranger FormFactor

International Technology Roadmap for Semiconductors. Dave Armstrong Advantest Ira Feldman Feldman Engineering Marc Loranger FormFactor International Technology Roadmap for Semiconductors Dave Armstrong Advantest Ira Feldman Feldman Engineering Marc Loranger FormFactor Who are we? Why a roadmap? What is the purpose? Example Trends How

More information

3D ICs: Recent Advances in the Industry

3D ICs: Recent Advances in the Industry 3D ICs: Recent Advances in the Industry Suresh Ramalingam Senior Director, Advanced Packaging Outline 3D IC Background 3D IC Technology Development Summary Acknowledgements Stacked Silicon Interconnect

More information

Fan-Out Wafer Level Packaging Patent Landscape Analysis

Fan-Out Wafer Level Packaging Patent Landscape Analysis Fan-Out Wafer Level Packaging Patent Landscape Analysis Source: Infineon Source: TSMC Source: ASE November 2016 Source: Deca Technologies Source: STATS ChipPAC Source: Nepes KnowMade Patent & Technology

More information

Advanced Packaging Solutions

Advanced Packaging Solutions Advanced Packaging Solutions by USHIO INC. USHIO s UX Series Providing Advanced Packaging Solutions Page 2 USHIO s UX Series Models Featured @ SEMICON West 2013 Page 2 Large-Size Interposer Stepper UX7-3Di

More information

Innovative Embedded Technologies to Enable Thinner IoT/Wearable/Mobile Devices

Innovative Embedded Technologies to Enable Thinner IoT/Wearable/Mobile Devices Innovative Embedded Technologies to Enable Thinner IoT/Wearable/Mobile Devices Jensen Tsai Deputy Director, SPIL Building a Smarter World Wearable Internet of Things Building a Smarter World Mobile Devices

More information

Diverse Lasers Support Key Microelectronic Packaging Tasks

Diverse Lasers Support Key Microelectronic Packaging Tasks Diverse Lasers Support Key Microelectronic Packaging Tasks Written by D Muller, R Patzel, G Oulundsen, H Halou, E Rea 23 July 2018 To support more sophisticated and compact tablets, phones, watches and

More information

APEC SME Business Forum

APEC SME Business Forum 2018/SMEWG47/017 Agenda Item: 13.2 APEC SME Business Forum Purpose: Information Submitted by: China 47 th Small and Medium Enterprises Working Group Meeting Port Moresby, Papua New Guinea 12-13 September

More information

3D PLUS technology and offer

3D PLUS technology and offer 3D PLUS technology and offer By Dr Pascal Couderc, 3D PLUS 408, Rue Hélène Boucher 78532 BUC France Phone: + 33 1 30 83 26 50 Email : www.3d-plus.com TM P.COUDERC 3D PLUS technology and offer 1 Outline

More information

WORLD ANGEL INVESTMENT SUMMIT

WORLD ANGEL INVESTMENT SUMMIT 2018 WORLD ANGEL INVESTMENT SUMMIT TORONTO, ON SEPTEMBER 25-27, 2018 ANGEL GROUP PARTNERSHIP OPPORTUNITIES The Flagship Event for the Global Angel Investor Community Event Details Date: September 25-27,

More information

Integrated Photonics using the POET Optical InterposerTM Platform

Integrated Photonics using the POET Optical InterposerTM Platform Integrated Photonics using the POET Optical InterposerTM Platform Dr. Suresh Venkatesan CIOE Conference Shenzhen, China Sept. 5, 2018 POET Technologies Inc. TSXV: PUBLIC POET PTK.V Technologies Inc. PUBLIC

More information

TCP-3182H. 8.2 pf Passive Tunable Integrated Circuits (PTIC)

TCP-3182H. 8.2 pf Passive Tunable Integrated Circuits (PTIC) TCP-3182H 8.2 pf Passive Tunable Integrated Circuits (PTIC) Introduction ON Semiconductor s PTICs have excellent RF performance and power consumption, making them suitable for any mobile handset or radio

More information

Roadmap Symposium Web Link

Roadmap Symposium Web Link IEEE Heterogeneous Integration Roadmap Symposium Hosted by IEEE Electronics Packaging Society Santa Clara Valley Chapter Thursday, February 22nd, 2018 8:30 AM to 6:00 PM at Texas Instruments Building E

More information

ABOUT THE MINISTERIAL PROGRAMME

ABOUT THE MINISTERIAL PROGRAMME Official Sponsor 1 2 ABOUT THE MINISTERIAL PROGRAMME The Ministerial Programme at Mobile World Congress is an influential forum offering senior government representatives an opportunity to expand their

More information

Global Artificial Intelligence (AI) Semiconductor Market: Size, Trends & Forecasts ( ) August 2018

Global Artificial Intelligence (AI) Semiconductor Market: Size, Trends & Forecasts ( ) August 2018 Global Artificial Intelligence (AI) Semiconductor Market: Size, Trends & Forecasts (2018-2022) August 2018 Global Artificial Intelligence (AI) Semiconductor Market: Coverage Executive Summary and Scope

More information

Advanced Embedded Packaging for Power Devices

Advanced Embedded Packaging for Power Devices 2017 IEEE 67th Electronic Components and Technology Conference Advanced Embedded Packaging for Power Devices Naoki Hayashi, Miki Nakashima, Hiroshi Demachi, Shingo Nakamura, Tomoshige Chikai, Yukari Imaizumi,

More information

Challenges of Ultra-thin LGA Package for Fingerprint Sensors

Challenges of Ultra-thin LGA Package for Fingerprint Sensors Challenges of Ultra-thin LGA Package for Fingerprint Sensors Jensen Tsai Deputy Director, SPIL Outline Background Package Features & Challenges Challenges & Solutions Mold Clearance Low Wire Loop Height

More information

IEEE HIR ROADMAP MORNING

IEEE HIR ROADMAP MORNING IEEE Heterogeneous Integration Roadmap (HIR) Symposium 2nd Annual, intro to HIR v1.0, overviews, integration, working groups, participation HIR v1.0 Roadmap Release Co-hosted by EPS Santa Clara Chapter

More information

Stack Die CSP Interconnect Challenges Flynn Carson, Glenn Narvaez, HC Choi, and DW Son ChipPAC, Inc.

Stack Die CSP Interconnect Challenges Flynn Carson, Glenn Narvaez, HC Choi, and DW Son ChipPAC, Inc. Stack Die CSP Interconnect Challenges Flynn Carson, Glenn Narvaez, HC Choi, and DW Son ChipPAC, Inc. IEEE/CPMT Seminar Overview 4 Stacked die Chip Scale Packages (CSPs) enable more device functionality

More information

Si photonics for the Zettabyte Era. Marco Romagnoli. CNIT & TeCIP - Scuola Superiore Sant Anna

Si photonics for the Zettabyte Era. Marco Romagnoli. CNIT & TeCIP - Scuola Superiore Sant Anna Si photonics for the Zettabyte Era Marco Romagnoli CNIT & TeCIP - Scuola Superiore Sant Anna Semicon 2013 Dresden 8-10 October 2013 Zetabyte era Disaggregation at system level Integration at chip level

More information

Advanced High-Density Interconnection Technology

Advanced High-Density Interconnection Technology Advanced High-Density Interconnection Technology Osamu Nakao 1 This report introduces Fujikura s all-polyimide IVH (interstitial Via Hole)-multi-layer circuit boards and device-embedding technology. Employing

More information

Day One 13 March Day Two 14 March 2019

Day One 13 March Day Two 14 March 2019 GSEF 2019 Advisory Board Ralph Lauxmann, Senior Vice President Systems & Technology, Continental Automotive Hans Adlkofer, Vice President Systems Group, The Automotive Division, Infineon Technologies Hai

More information

Welcome and Opening Remarks

Welcome and Opening Remarks Fujitsu Laboratories of America Technology Symposium 2013 Welcome and Opening Remarks Yasunori Kimura President and CEO Fujitsu Laboratories of America, Inc. June 5 th, 2013 Copyright 2013 Fujitsu Laboratories

More information

Thermal Management in the 3D-SiP World of the Future

Thermal Management in the 3D-SiP World of the Future Thermal Management in the 3D-SiP World of the Future Presented by W. R. Bottoms March 181 th, 2013 Smaller, More Powerful Portable Devices Are Driving Up Power Density Power (both power delivery and power

More information

3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology

3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology 3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology by Seung Wook Yoon, *K. T. Kang, W. K. Choi, * H. T. Lee, Andy C. B. Yong and Pandi C. Marimuthu STATS ChipPAC LTD, 5 Yishun Street

More information

IMAPS NE 45 A HETEROGENEOUS SIP SOLUTION FOR RF APPLICATIONS

IMAPS NE 45 A HETEROGENEOUS SIP SOLUTION FOR RF APPLICATIONS IMAPS NE 45 A HETEROGENEOUS SIP SOLUTION FOR RF APPLICATIONS May 1st 2018 Justin C. Borski i3 Microsystems Inc. justin.borski@i3microsystems.com A HETEROGENEOUS SIP SOLUTION FOR RF APPLICATIONS Presentation

More information

(Complementary E-Beam Lithography)

(Complementary E-Beam Lithography) Extending Optical Lithography with C E B L (Complementary E-Beam Lithography) July 13, 2011 4008 Burton Drive, Santa Clara, CA 95054 Outline Complementary Lithography E-Beam Complements Optical Multibeam

More information

INSPECTION AND REVIEW PORTFOLIO FOR 3D FUTURE

INSPECTION AND REVIEW PORTFOLIO FOR 3D FUTURE INSPECTION AND REVIEW PORTFOLIO FOR 3D FUTURE This week announced updates to four systems the 2920 Series, Puma 9850, Surfscan SP5 and edr-7110 intended for defect inspection and review of 16/14nm node

More information

EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING

EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING Henry H. Utsunomiya Interconnection Technologies, Inc. Suwa City, Nagano Prefecture, Japan henryutsunomiya@mac.com ABSTRACT This presentation will outline

More information

Fraunhofer IZM - ASSID

Fraunhofer IZM - ASSID FRAUNHOFER-INSTITUT FÜR Zuverlässigkeit und Mikrointegration IZM Fraunhofer IZM - ASSID All Silicon System Integration Dresden Heterogeneous 3D Wafer Level System Integration 3D system integration is one

More information

Amkor s 2.5D Package and HDFO Advanced Heterogeneous Packaging Solutions

Amkor s 2.5D Package and HDFO Advanced Heterogeneous Packaging Solutions Amkor s 2.5D Package and HDFO Advanced Heterogeneous Packaging Solutions John Lee, Sr. Director, Amkor Technology, Inc. Mike Kelly, VP, Adv Package & Technology Integration, Amkor Technology, Inc. Abstract:

More information

License to Speed: Extreme Bandwidth Packaging

License to Speed: Extreme Bandwidth Packaging License to Speed: Extreme Bandwidth Packaging Sean S. Cahill VP, Technology BridgeWave Communications Santa Clara, California, USA BridgeWave Communications Specializing in 60-90 GHz Providing a wireless

More information

Mask Technology Development in Extreme-Ultraviolet Lithography

Mask Technology Development in Extreme-Ultraviolet Lithography Mask Technology Development in Extreme-Ultraviolet Lithography Anthony Yen September 6, 2013 Projected End of Optical Lithography 2013 TSMC, Ltd 1976 1979 1982 1985 1988 1991 1994 1997 2000 2003 2007 2012

More information

Silicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap

Silicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap Silicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap Peter De Dobbelaere Luxtera Inc. 09/19/2016 Luxtera Proprietary www.luxtera.com Luxtera Company Introduction $100B+ Shift

More information

Electronic Costing & Technology Experts

Electronic Costing & Technology Experts Electronic Costing & Technology Experts 21 rue la Nouë Bras de Fer 44200 Nantes France Phone : +33 (0) 240 180 916 email : info@systemplus.fr www.systemplus.fr September 2016 Version 1 Written by Stéphane

More information

ANNUAL DFMPro USER MEET

ANNUAL DFMPro USER MEET ANNUAL DFMPro USER MEET AN EVENT HOSTED BY HCL THAT CONNECTS INDUSTRY LEADING PRODUCT DESIGN EXPERTS, TECHNOLOGISTS AND THOUGHT LEADERS DETROIT, MI 22 nd JANUARY, 2018 Richard A & B Conference Hall, Level

More information

Silicon Photonics Photo-Detector Announcement. Mario Paniccia Intel Fellow Director, Photonics Technology Lab

Silicon Photonics Photo-Detector Announcement. Mario Paniccia Intel Fellow Director, Photonics Technology Lab Silicon Photonics Photo-Detector Announcement Mario Paniccia Intel Fellow Director, Photonics Technology Lab Agenda Intel s Silicon Photonics Research 40G Modulator Recap 40G Photodetector Announcement

More information

Status of Panel Level Packaging & Manufacturing

Status of Panel Level Packaging & Manufacturing From Technologies to Market SAMPLE Status of Panel Level Packaging & Manufacturing Authors: S. Kumar, A. Pizzagalli Source: Fraunhofer IZM Sample 2015 2015 ABOUT THE AUTHORS Biography & contact Santosh

More information

450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D

450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D 450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D Doug Anberg VP, Technical Marketing Ultratech SOKUDO Lithography Breakfast Forum July 10, 2013 Agenda Next Generation Technology

More information

Through Glass Via (TGV) Technology for RF Applications

Through Glass Via (TGV) Technology for RF Applications Through Glass Via (TGV) Technology for RF Applications C. H. Yun 1, S. Kuramochi 2, and A. B. Shorey 3 1 Qualcomm Technologies, Inc. 5775 Morehouse Dr., San Diego, California 92121, USA Ph: +1-858-651-5449,

More information

GS Taipei Workshop 2018 Shaping the Future of an Inclusive Digital Society March 28, 2018 Venue: Ambassador Hotel Taipei

GS Taipei Workshop 2018 Shaping the Future of an Inclusive Digital Society March 28, 2018 Venue: Ambassador Hotel Taipei GS Taipei Workshop 2018 Shaping the Future of an Inclusive Digital Society March 28, 2018 Venue: Ambassador Hotel Taipei Time Program 08:30 09:00 Registration 09:00 09:30 09:30 10:15 Opening Remarks Mei-ling

More information

LeBen Semiconductor Inc. PRODUCTS. 216, Doha-ri Munbaek-myeon, Jincheon-gun, Chungcheongbuk-do, , KOREA http ://

LeBen Semiconductor Inc. PRODUCTS. 216, Doha-ri Munbaek-myeon, Jincheon-gun, Chungcheongbuk-do, , KOREA http :// LeBen Semiconductor Inc. PRODUCTS 216, Doha-ri Munbaek-myeon, Jincheon-gun, Chungcheongbuk-do, 365-861, KOREA http :// www.lebensemi.com Company Intoduction Company name : LeBen Semiconductor Inc. President

More information

Autodesk Learning Partner Summit FY19 Partner Roadmap. Ron Richard Senior Manager Strategic Initiatives and Enablement

Autodesk Learning Partner Summit FY19 Partner Roadmap. Ron Richard Senior Manager Strategic Initiatives and Enablement Autodesk Learning Partner Summit FY19 Partner Roadmap Ron Richard Senior Manager Strategic Initiatives and Enablement First Things First. Thank You ALL! 2018 Autodesk 17 Agenda Delivering a Strong FY19

More information

Architecture ISCA 16 Luis Ceze, Tom Wenisch

Architecture ISCA 16 Luis Ceze, Tom Wenisch Architecture 2030 @ ISCA 16 Luis Ceze, Tom Wenisch Mark Hill (CCC liaison, mentor) LIVE! Neha Agarwal, Amrita Mazumdar, Aasheesh Kolli (Student volunteers) Context Many fantastic community formation/visioning

More information

SHENMAO Technology Inc. Your Ultimate Choice for Solder

SHENMAO Technology Inc. Your Ultimate Choice for Solder Your Ultimate Choice for Solder Company Profile TSE Code: 3305 Founded: Oct. 1973 Capital: US $40 million (2015) Revenue: US $157 million (2015) President: Mr. S. L. Lee General Manager: Mr. H. W. Lee

More information

Harris International Users Conference and Training Symposium April 28 - May 2, 2019

Harris International Users Conference and Training Symposium April 28 - May 2, 2019 Sunday, April 28 Harris International Users Conference and Training Symposium April 28 - May 2, 2019 Peppermill Resort Spa & Casino, 2707 South Virginia Street, Reno, NV, 89502 11:00 am 5:00 pm Registration

More information

Thinning of IC chips

Thinning of IC chips 1 Thinning of IC chips Annette Teng CORWIL TECHNOLOGY CORP. 1635 McCarthy Blvd. Milpitas, CA 95135 2 CONTENT Industry Demand for thinness Method to achieve ultrathin dies Mechanical testing of ultrathin

More information

Electroless Bumping for 300mm Wafers

Electroless Bumping for 300mm Wafers Electroless Bumping for 300mm Wafers T. Oppert Internepcon 2006 Tokyo Big Sight, Japan Outline Short Company Profile Electroless Ni/Au Under Bump Metallization UBM for Copper Devices Solder Bumping: Stencil

More information

A Study on Package Stacking Process for Package-on-Package (PoP)

A Study on Package Stacking Process for Package-on-Package (PoP) A Study on Package Stacking Process for Package-on-Package (PoP) Akito Yoshida, Jun Taniguchi, *Katsumasa Murata, *Morihiro Kada, **Yusuke Yamamoto, ***Yoshinori Takagi, ***Takeru Notomi, ***Asako Fujita

More information

Substrates Lost in Translation

Substrates Lost in Translation 2004 IEEE PRESENTATION Components, Packaging & Manufacturing Technology (CPMT) Society, Santa Clara Valley Chapter www.cpmt.org/scv/ Substrates Lost in Translation R. Huemoeller Vice President, Substrate

More information

ABSTRACTS Wednesday 20th of June Short courses

ABSTRACTS Wednesday 20th of June Short courses After the three last successful events, Yole Développement & NCAP have decided to continue and strengthen the collaboration to organize the Advanced Packaging & System Integration Technology Symposium

More information

FOURTH AUSTRALIASINGAPORE RELATIONSHIP CONFERENCE Digital Transformation & Entrepreneurship: Implications for Australian and Singaporean Business and

FOURTH AUSTRALIASINGAPORE RELATIONSHIP CONFERENCE Digital Transformation & Entrepreneurship: Implications for Australian and Singaporean Business and FOURTH AUSTRALIASINGAPORE RELATIONSHIP CONFERENCE Digital Transformation & Entrepreneurship: Implications for Australian and Singaporean Business and Trade Monday 25th and Tuesday 26th June 2018 FOURTH

More information

World Manufacturing Foundation

World Manufacturing Foundation World Manufacturing Foundation VISION The central role of manufacturing within the global economic system is demonstrated by its capacity to trigger inclusive transformation and to have a multiplier effect

More information