Digital Design. Sequential Logic Design  Controllers. Copyright 2007 Frank Vahid


 Angelica Jenkins
 3 years ago
 Views:
Transcription
1 Digitl Design Sequentil Logic Design  Controllers Slides to ccompny the tetook Digitl Design, First Edition, y, John Wiley nd Sons Pulishers, Copyright 27 Instructors of courses requiring Vhid's Digitl Design tetook (pulished y John Wiley nd Sons) hve permission to modify nd use these slides for customry courserelted ctivities, suject to keeping Digitl this copyright Design notice in plce nd unmodified. These slides my e posted s unnimted pdf versions on puliclyccessile course wesites.. PowerPoint source (or pdf with nimtions) my not e posted to puliclyccessile wesites, ut my e posted for students on internl protected sites or distriuted directly to students y other electronic mens. Copyright 26 Instructors my mke printouts of the slides ville to students for resonle photocopying chrge, without incurring roylties. Any other use requires eplicit permission. Instructors my otin PowerPoint Frnk source Vhidor otin specil use permissions from Wiley see for informtion.
2 Introduction 3. Sequentil circuit Output depends not just on present inputs (s in comintionl circuit), ut on pst sequence of inputs Stores its, lso known s hving stte Comintionl digitl circuit F Simple emple: circuit tht counts up in inry In this chpter, we will: Design new uilding lock, flipflop, tht stores one it Sequentil digitl circuit? F Comine tht lock to uild multiit storge register Descrie the sequentil ehvior using finite stte mchine Must know sequence of pst inputs to know output Convert finite stte mchine to controller sequentil circuit hving register nd comintionl logic Digitl Design Copyright 26 Note: Slides with nimtion re denoted with smll red "" ner the nimted items 2
3 Emple Needing Bit Storge 3.2 Flight ttendnt cll utton Press cll: light turns on Stys on fter utton relesed Cll utton Cncel utton Bit Storge Blue light Press cncel: light turns off. Cll utton pressed light turns on Blue light Logic gte circuit to implement this? utton Bit Cll Cncel Q Cll Cncel utton Storge 2. Cll utton relesed light stys on Doesn t work. Q= when Cll=, ut doesn t sty when Cll returns to Need some form of feedck in the circuit Digitl Design Copyright 26 Cll utton Cncel utton Bit Storge Blue light 3. Cncel utton pressed light turns off 3
4 Clocks Clock period: time intervl etween pulses Freq Period Aove signl: period = 2 ns Clock cycle: one such time intervl Aove signl shows 3.5 clock cycles Clock frequency: /period Aove signl: frequency = / 2 ns = 5 MHz Hz = /s GHz GHz GHz MHz MHz. ns. ns ns ns ns Digitl Design Copyright 26 4
5 FiniteStte Mchines (FSMs) nd Controllers 3.3 Wnt sequentil circuit with prticulr ehvior over time Controller lser Emple: Lser timer Push utton: = for 3 clock cycles ptient How? Let s try three flipflops = gets stored in first D flipflop Then 2nd flipflop on net cycle, then 3rd flipflop on net OR the three flipflop outputs, so should e for three cycles D Q D Q D Q Digitl Design Copyright 26 5
6 Need Better Wy to Design Sequentil Circuits Tril nd error is not good design method Will we e le to guess circuit tht works for other desired ehvior? How out counting up from to 9? Pulsing n output for cycle every cycles? Detecting the sequence 3 5 in inry on 3it input? And, circuit uilt y guessing my hve undesired ehvior Lser timer: Wht if press utton gin while =? then stys one nother 3 cycles. Is tht wht we wnt? Comintionl circuit design process hd two importnt things. A forml wy to descrie desired circuit ehvior Boolen eqution, or truth tle 2. A welldefined process to convert tht ehvior to circuit We need those things for sequence circuit design Digitl Design Copyright 26 6
7 Descriing Behvior of Sequentil Circuit: FSM FiniteStte Mchine (FSM) A wy to descrie desired ehvior of sequentil circuit Akin to Boolen equtions for comintionl ehvior List sttes, nd trnsitions mong sttes Emple: Mke chnge toggle ( to, or to ) every clock cycle Outputs: = ^ = Off On ^ Off On Off On Off On Off On Two sttes: Off (=), nd On (=) cycle cycle 2 cycle 3 cycle 4 Trnsition from Off to On, or On to Off, on rising clock edge stte Off On Off On Arrow with no strting stte points to initil stte (when circuit first strts) Outputs: Digitl Design Copyright 26 7
8 FSM Emple:,,,,repet Wnt,,,,,,,,... Ech vlue for one clock cycle Cn descrie s FSM Four sttes Outputs: = ^ = ^ = ^ = Off On On2 On3 ^ Trnsition on rising clock edge to net stte Stte Off OnOn2On3 Off OnOn2On3 Off Outputs: Digitl Design Copyright 26 8
9 Etend FSM to ThreeCycles High Lser Timer Four sttes Wit in Off stte while is ( ) Inputs: ; Outputs: = Off *^ ^ When is (nd rising clock edge), trnsition to On Sets = *^ = On ^ = On2 ^ = On3 On net two clock edges, trnsition to On2, then On3, which lso set = So = for three cycles fter utton pressed Inputs: Stte Off Off Off Off Off On On2 On3 Off Outputs: Digitl Design Copyright 26 9
10 FSM Simplifiction: Rising Clock Edges Implicit Showing rising clock on every trnsition: cluttered nd unnecessry Mke implicit  ssume every edge hs rising clock, even if not shown. Eg., it is understood tht trnsition out of stte is on clock edge. Inputs: ; Outputs: = Off *^ *^ = ^ = On On2 ^ ^ = On3 Wht if we wnted trnsition without rising edge We don t consider such synchronous FSMs  less common, nd dvnced topic Inputs: ; Outputs: = Off Only consider synchronous FSMs  rising edge on every trnsition = = = On On2 On3 Digitl Design Copyright 26 Note: Trnsition with no ssocited condition thus trnsistions to net stte on net clock cycle
11 FSM Definition FSM consists of Set of sttes E: {Off, On, On2, On3} Set of inputs, set of outputs E: Inputs: {}, Outputs: {} Initil stte E: Off Inputs: ; Outputs: = Off = = On On2 = On3 Set of trnsitions Descries net sttes Eg: Hs 5 trnsitions Set of ctions Sets outputs while in sttes Eg: =, =, =, nd = We often drw FSM grphiclly, known s stte digrm Cn lso use tle (stte tle), or tetul lnguges Digitl Design Copyright 26
12 FSM Emple: Secure Cr Key Mny new cr keys include tiny computer chip When cr strts, cr s computer (under engine hood) requests identifier from key Key trnsmits identifier If not, computer shuts off cr FSM Wit until computer requests ID (=) Trnsmit ID (in this cse, ) Digitl Design Copyright 26 Inputs: ; Outputs: r Wit r= K K2 K3 K4 r= r= r= r=.k.., A Sequencer 2
13 FSM Emple: Secure Cr Key (cont.) Nice feture of FSM Cn evlute output ehvior for different input sequence r= Inputs: ; Outputs: r Wit K K2 K3 K4 Timing digrms show sttes nd output vlues for different input wveforms Inputs r= r= r= r= Q: Determine sttes nd r vlue for given input wveform: Inputs Stte Wit Wit K K2 K3 K4 Wit Wit Stte Wit Wit K K2 K3 K4 Wit Outputs r Output r Digitl Design Copyright 26 3
14 FSM Emple: Code Detector Unlock door (u=) only when uttons pressed in sequence: strt, then red, lue, green, red Input from ech utton: s, r, g, Also, output indictes tht some colored utton pressed Strt Red Green Blue s r g Code detector u Door lock FSM Wit for strt (s=) in Wit Once strted ( Strt ) If see red, go to Red Then, if see lue, go to Blue Then, if see green, go to Green Then, if see red, go to Red2 In tht stte, open the door (u=) Wrong utton t ny step, return to Wit, without opening door Digitl Design Copyright 26 u= s u= r Wit Inputs: s,r,g,,; Outputs: u Q: Cn you trick this FSM to open the door, without knowing the code? Strt Red u= s r g r Blue g Green r Red2 u= u= u= A: Yes, hold ll uttons simultneously 4
15 Improve FSM for Code Detector Inputs: s,r,g,,; Outputs: u Wit u= s r g r s Strt u= r Red u= Blue g Green r Red2 u= u= u= Note: smll prolem still remins; we ll discuss lter New trnsition conditions detect if wrong utton pressed, returns to Wit FSM provides forml, concrete mens to ccurtely define desired ehvior Digitl Design Copyright 26 5
16 Stndrd Controller Architecture How implement FSM s sequentil circuit? Use stndrd rchitecture Stte register  to store the present stte Comintionl logic  to compute outputs, nd net stte For lser timer FSM 2it stte register, cn represent four sttes Inputs: ; Outputs: = Off = = On On2 = On3 Input, output Known s controller FSM inputs I Comintionl logic S m m O FSM outputs FSM inputs Comintionl logic s s Stte register n n FSM outputs mit stte register Digitl Design Copyright 26 N Generl version 6
17 Stte Digrm Emple Modify the lser pulse genertor stte digrm (elow left), so tht the new FSM will only produce one pulse (3 cycles wide) for ech ctution of... or stted nother wy, one pulse out for one pulse in. Inputs: ; Outputs: = Off Inputs: ; Outputs: Off = On = On2 = On3 On On2 On3 Digitl Design Copyright 26 7
18 Controller Design 3.4 Five step controller design process Digitl Design Copyright 26 8
19 Controller Design: Lser Timer Emple Step : Cpture the FSM Alredy done Step 2: Crete rchitecture 2it stte register (for 4 sttes) Input, output Inputs: ; Outputs: = Off = = = On On2 On3 Net stte signls n, n Step 3: Encode the sttes Any encoding with ech stte unique will work (in lue) FSM inputs Comintionl logic s s Stte register n n FSM outputs Digitl Design Copyright 26 9
20 Controller Design: Lser Timer Emple (cont) Step 4: Crete stte tle Inputs: ; Outputs: = Off = = = On On2 On3 FSM inputs Comintionl logic s s n n FSM outputs Stte register Digitl Design Copyright 26 2
21 Controller Design: Lser Timer Emple (cont) Step 5: Implement comintionl logic FSM inputs Comintionl logic s s n n FSM outputs Stte register = s + s (note from the tle tht = if s = or s = ) n = s s + s s + ss + ss n = s s + ss n = s s + ss + ss n = s s + ss Digitl Design Copyright 26 2
22 Controller Design: Lser Timer Emple (cont) Step 5: Implement comintionl logic (cont) FSM inputs Comintionl Logic Comintionl logic s s n n FSM outputs n Stte register n s s Stte register = s + s n = s s + ss n = s s + ss Digitl Design Copyright 26 22
23 Understnding the Controller s Behvior = Off = = = On On2 On3 = Off = = = On On2 On3 = Off = = = On On2 On3 s s n n s s n n s s n n stte= stte= stte= Inputs: Outputs: Digitl Design Copyright 26 23
24 Controller Emple: Button Press Synchronizer cycle cycle2 cycle3 cycle4 i Button press synchronizer controller o Inputs: i Outputs: o Wnt simple sequentil circuit tht converts utton press to single cycle durtion, regrdless of length of time tht utton ctully pressed We ssumed such n idel utton press signl in erlier emple, like the utton in the lser timer controller Digitl Design Copyright 26 24
25 Controller Emple: Button Press Synchronizer (cont) FSM inputs: i; FSM outputs: o i i i A B i C i i o= o= o= FSM inputs i Comintionl logic s s Stte register o n n FSM outputs Step 2: Crete rchitecture n = s si + ssi n = s s i o = s si + s si = ss Step : FSM Comintionl logic o FSM inputs: i; FSM outputs: o i i i i i i o= o= o= Step 3: Encode sttes A B C unused Comintionl logic Inputs Outputs s s i n n o i s s Stte register n n Digitl Design Copyright 26 Step 4: Stte tle Step 5: Crete comintionl circuit 25
26 Controller Emple: Sequence Genertor Wnt generte sequence,,,, (repet) Ech vlue for one clock cycle Common, e.g., to crete pttern in 4 lights, or control mgnets of stepper motor Inputs: none; Outputs: w,,y,z wyz= wyz= A D B C wyz= wyz= Step : Crete FSM Comintionl logic s s Stte register n n Step 2: Crete rchitecture w y z Inputs: none; Outputs: w,,y,z wyz= wyz= A B D C wyz= wyz= Step 3: Encode sttes Digitl Design Copyright 26 Step 4: Crete stte tle w = s = ss y = s s z = s n = s or s n = s s s Stte register n w y z n Step 5: Crete comintionl circuit 26
27 Controller Emple: Secure Cr Key (from erlier emple) Inputs: ; Outputs: r Step Wit r= K K2 K3 K4 r= r= r= r= r Step 2 Comintionl logic n2 n n s2 s s Stte register Step 3 r= r= r= r= r= Digitl Design Copyright 26 Inputs: ; Outputs: r Step 4 We ll omit Step 5 circuits from equtions is old ht y now. 27
28 Emple: Seq. Circuit to FSM (Reverse Engineering).k.. Circuit Anlysis Wht does this circuit do? y z y=s z = ss n=(s or s) n=(s *s ) A D Outputs: y, z B C sttes n n A yz= D yz= B yz= C yz= sttes with outputs s s Stte register Work ckwrds Inputs: ; Outputs:y, z A D yz= B C yz= yz= Digitl Design Copyright 26 Pick ny stte nmes you wnt yz= sttes with outputs nd trnsitions 28
29 Common Pitflls Regrding Trnsition Properties Only one condition should e true For ll trnsitions leving stte = net stte? Else, which one? One condition must e true For ll trnsitions leving stte wht if =? Else, where go? Digitl Design Copyright 26 29
30 Defining the FSM using VHDL Using the model put forth y the uthor there will e two process sttements Comintionl logic (net stte logic nd output logic comined) Stte register Modeling the stte register Assume cs (current stte) nd ns (net stte) re it vectors process () egin if ( event nd = ) then cs <= ns; end if; end process; This register is uilt with rising edge triggered DFF s. Digitl Design Copyright 26 3
31 FSM w/ VHDL (cont.) For fllingedge triggered register process () egin if ( event nd = ) then cs <= ns; end if; end process; For risingedge triggered register, with sync. reset process (, reset) egin if (reset = ) then cs <= ; elsif ( event nd = ) then cs <= ns; end if; end process; For fllingedge triggered register, with sync. ctivelow reset Digitl Design Copyright 26 process (, reset) egin if ( event nd = ) then if (reset = ) then cs <= ; else cs <= ns; end if; end if; end process; 3
32 FSM w/ VHDL (cont.) If you define enumerte new type, life will e esier Emple: rchitecture Behviorl of duledgedetect is type sttetype is (init, rising, wit4flling, flling); signl ns, cs: sttetype; egin Note the stte nmes in Modelsim very hndy no decoding required. Another enefit for using enumerted types for nming sttes is when designing the comintoril logic lock Digitl Design Copyright 26 32
33 FSM w/ VHDL (cont.) Setup comintoril logic lock in process sttement nd cse sttement: Inputs: i; Outputs: z = zr,zf i z = init i z= i i' z= z= rising Digitl Design Copyright 26 wit4flling i i' flling process(i, cs) egin cse cs is when init => if i='' then ns <= init; else ns <= rising; end if; zr <= ; zf <= ; when rising => if i='' then ns <=flling; else ns <= wit4flling; end if; zr <= ; zf <= ; when wit4flling => if i='' then ns <= flling; else ns <= wit4flling; end if; zr <= ; zf <= ; when flling => ns <= init; zr <= ; zf <= ; when others => ns <= init; zr <= ; zf <= ; end cse; end process; 33
ECE 274 Digital Logic Fall 2009 Digital Design
igitl Logic ll igitl esign MW :PM, IL Romn Lysecky, rlysecky@ece.rizon.edu http://www.ece.rizon.edu/~ece hpter : Introduction Slides to ccompny the textbook igitl esign, irst dition, by rnk Vhid, John
More informationECE 274 Digital Logic. Digital Design. Datapath Components Shifters, Comparators, Counters, Multipliers Digital Design
ECE 27 Digitl Logic Shifters, Comprtors, Counters, Multipliers Digitl Design..7 Digitl Design Chpter : Slides to ccompny the textbook Digitl Design, First Edition, by Frnk Vhid, John Wiley nd Sons Publishers,
More informationSequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12
9//2 Sequentil (2) ENGG5 st Semester, 22 Dr. Hden So Deprtment of Electricl nd Electronic Engineering http://www.eee.hku.hk/~engg5 Snchronous vs Asnchronous Sequentil Circuit This Course snchronous Sequentil
More informationMath Circles Finite Automata Question Sheet 3 (Solutions)
Mth Circles Finite Automt Question Sheet 3 (Solutions) Nickols Rollick nrollick@uwterloo.c Novemer 2, 28 Note: These solutions my give you the nswers to ll the prolems, ut they usully won t tell you how
More informationECE 274 Digital Logic Spring Digital Design. Combinational Logic Design Process and Common Combinational Components Digital Design
ECE 27 Digitl Logi Spring 29 Comintionl Logi Design Proess n Common Comintionl Components Digitl Design 2.7 2. Digitl Design Chpter 2: Comintionl Logi Design Slies to ompn the tetook Digitl Design, irst
More informationEE Controls Lab #2: Implementing StateTransition Logic on a PLC
Objective: EE 44  Controls Lb #2: Implementing Stternsition Logic on PLC ssuming tht speed is not of essence, PLC's cn be used to implement stte trnsition logic. he dvntge of using PLC over using hrdwre
More informationECE 274 Digital Logic
ECE  Digitl Logic (Textbook  Required) ECE Digitl Logic Instructor: Romn Lysecky, rlysecky@ece.rizon.edu Office Hours: TBA, ECE F Lecture: MWF :: PM, ILC Course Website: http://www.ece.rizon.edu/~ece/
More informationCS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates
Bsic Logic Gtes : Computer Architecture I Boolen Algebr Instructor: Prof. Bhgi Nrhri Dept. of Computer Science Course URL: www.ses.gwu.edu/~bhgiweb/cs35/ Digitl Logic Circuits We sw how we cn build the
More informationDigital Design. Chapter 1: Introduction
Digitl Design Chpter : Introduction Slides to ccompny the textbook Digitl Design, with RTL Design, VHDL, nd Verilog, 2nd Edition, by, John Wiley nd Sons Publishers, 2. http://www.ddvhid.com Copyright 2
More informationStudent Book SERIES. Patterns and Algebra. Name
E Student Book 3 + 7 5 + 5 Nme Contents Series E Topic Ptterns nd functions (pp. ) identifying nd creting ptterns skip counting completing nd descriing ptterns predicting repeting ptterns predicting growing
More informationCS2204 DIGITAL LOGIC & STATE MACHINE DESIGN SPRING 2005
CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN SPRING 2005 EXPERIMENT 1 FUNDAMENTALS 1. GOALS : Lern how to develop cr lrm digitl circuit during which the following re introduced : CS2204 l fundmentls, nd
More informationSolutions to exercise 1 in ETS052 Computer Communication
Solutions to exercise in TS52 Computer Communiction 23 Septemer, 23 If it occupies millisecond = 3 seconds, then second is occupied y 3 = 3 its = kps. kps If it occupies 2 microseconds = 2 6 seconds, then
More informationKirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR):
SPH4UW Kirchhoff s ules Kirchhoff s oltge ule (K): Sum of voltge drops round loop is zero. Kirchhoff s Lws Kirchhoff s Current ule (KC): Current going in equls current coming out. Kirchhoff s ules etween
More informationINSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad
Hll Ticket No Question Pper Code: AEC009 INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigl, Hyderd  500 043 MODEL QUESTION PAPER Four Yer B.Tech V Semester End Exmintions, Novemer  2018 Regultions:
More informationSynchronous Machine Parameter Measurement
Synchronous Mchine Prmeter Mesurement 1 Synchronous Mchine Prmeter Mesurement Introduction Wound field synchronous mchines re mostly used for power genertion but lso re well suited for motor pplictions
More information& Y Connected resistors, Light emitting diode.
& Y Connected resistors, Light emitting diode. Experiment # 02 Ojectives: To get some hndson experience with the physicl instruments. To investigte the equivlent resistors, nd Y connected resistors, nd
More informationDataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1)
The slides contin revisited mterils from: Peter Mrwedel, TU Dortmund Lothr Thiele, ETH Zurich Frnk Vhid, University of liforni, Riverside Dtflow Lnguge Model Drsticlly different wy of looking t computtion:
More informationModule 9. DC Machines. Version 2 EE IIT, Kharagpur
Module 9 DC Mchines Version EE IIT, Khrgpur esson 40 osses, Efficiency nd Testing of D.C. Mchines Version EE IIT, Khrgpur Contents 40 osses, efficiency nd testing of D.C. mchines (esson40) 4 40.1 Gols
More informationMisty. Sudnow Dot Songs
Sudnow Dot Songs isty T The Dot Song is nottionl system tht depicts voiced chords in wy where the nonmusic reder cn find these firly redily. But the Dot Song is not intended be red, not s sight reder
More informationDiscontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type)
ICs for Cssette, Cssette Deck ANN, ANN Puse Detection s of Rdio Cssette, Cssette Deck Overview The ANN nd the ANN re the puse detection integrted circuits which select the progrm on the cssette tpe. In
More informationThe Math Learning Center PO Box 12929, Salem, Oregon Math Learning Center
Resource Overview Quntile Mesure: Skill or Concept: 300Q Model the concept of ddition for sums to 10. (QT N 36) Model the concept of sutrction using numers less thn or equl to 10. (QT N 37) Write ddition
More informationSynchronous Generator Line Synchronization
Synchronous Genertor Line Synchroniztion 1 Synchronous Genertor Line Synchroniztion Introduction One issue in power genertion is synchronous genertor strting. Typiclly, synchronous genertor is connected
More informationCHAPTER 2 LITERATURE STUDY
CHAPTER LITERATURE STUDY. Introduction Multipliction involves two bsic opertions: the genertion of the prtil products nd their ccumultion. Therefore, there re two possible wys to speed up the multipliction:
More informationOn the Description of Communications Between Software Components with UML
On the Description of Communictions Between Softwre Components with UML Zhiwei An Dennis Peters Fculty of Engineering nd Applied Science Memoril University of Newfoundlnd St. John s NL A1B 3X5 zhiwei@engr.mun.c
More informationSynchronous Machine Parameter Measurement
Synchronous Mchine Prmeter Mesurement 1 Synchronous Mchine Prmeter Mesurement Introduction Wound field synchronous mchines re mostly used for power genertion but lso re well suited for motor pplictions
More informationUnit 1: Chapter 4 Roots & Powers
Unit 1: Chpter 4 Roots & Powers Big Ides Any number tht cn be written s the frction mm, nn 0, where m nd n re integers, is nn rtionl. Eponents cn be used to represent roots nd reciprocls of rtionl numbers.
More informationDesign and implementation of a highspeed bitserial SFQ adder based on the binary decision diagram
INSTITUTE OFPHYSICS PUBLISHING Supercond. Sci. Technol. 16 (23) 1497 152 SUPERCONDUCTORSCIENCE AND TECHNOLOGY PII: S953248(3)671113 Design nd implementtion of highspeed itseril SFQ dder sed on the
More informationAlgebra Practice. Dr. Barbara Sandall, Ed.D., and Travis Olson, M.S.
By Dr. Brr Sndll, Ed.D., Dr. Melfried Olson, Ed.D., nd Trvis Olson, M.S. COPYRIGHT 2006 Mrk Twin Medi, Inc. ISBN 9781580377546 Printing No. 404042EB Mrk Twin Medi, Inc., Pulishers Distriuted y CrsonDellos
More informationDEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING, THE UNIVERSITY OF NEW MEXICO ECE238L:
PATMNT OF LCTICAL AN COMPUT NGINING, TH UNIVITY OF NW MXICO C238L: Computer Logic eign Fll 23 AYNCHONOU UNTIAL CICUIT: Note  Chpter 5 Ltch: t+ t t+ t retricted Ltch Ltch with enle: ' t+ t t+ t t t '
More informationMOS Transistors. Silicon Lattice
rin n Width W chnnel ptype (doped) sustrte MO Trnsistors n Gte Length L O 2 (insultor) ource Conductor (poly) rin rin Gte nmo trnsistor Gte ource pmo trnsistor licon sustrte doped with impurities dding
More informationPatterns and Relationships
Series Techer Ptterns nd Reltionships opyright 009 3P Lerning. All rights reserved. First edition printed 009 in Austrli. A ctlogue record for this ook is ville from 3P Lerning Ltd. ISBN 97819186034
More informationRegular languages can be expressed as regular expressions.
Regulr lnguges cn e expressed s regulr expressions. A generl nondeterministic finite utomton (GNFA) is kind of NFA such tht: There is unique strt stte nd is unique ccept stte. Every pir of nodes re connected
More informationGeometric quantities for polar curves
Roerto s Notes on Integrl Clculus Chpter 5: Bsic pplictions of integrtion Section 10 Geometric quntities for polr curves Wht you need to know lredy: How to use integrls to compute res nd lengths of regions
More informationPROGRAMMING MANUAL MTMA/01 MTMV/01 FB00329EN
RMMING MNUL MTM/01 MTMV/01 FB00329EN Generl precutions Red the instructions crefully efore eginning the instlltion nd crry out the ctions s specified y the mnufcturer. The instlltion, progrmming, commissioning
More informationMETHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN. Inventor: Brian L. Baskin
METHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN Inventor: Brin L. Bskin 1 ABSTRACT The present invention encompsses method of loction comprising: using plurlity of signl trnsceivers to receive one or
More informationTriangles and parallelograms of equal area in an ellipse
1 Tringles nd prllelogrms of equl re in n ellipse Roert Buonpstore nd Thoms J Osler Mthemtics Deprtment RownUniversity Glssoro, NJ 0808 USA uonp0@studentsrownedu osler@rownedu Introduction In the pper
More informationThe Discussion of this exercise covers the following points:
Exercise 4 Bttery Chrging Methods EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the different chrging methods nd chrgecontrol techniques commonly used when chrging NiMI
More informationStudent Book SERIES. Fractions. Name
D Student Book Nme Series D Contents Topic Introducing frctions (pp. ) modelling frctions frctions of collection compring nd ordering frctions frction ingo pply Dte completed / / / / / / / / Topic Types
More informationCS2204 DIGITAL LOGIC & STATE MACHINE DESIGN fall 2008
CS224 DIGITAL LOGIC & STATE MACHINE DESIGN fll 28 STAND ALONE XILINX PROJECT 2TO MULTIPLEXER. Gols : Lern how to develop stnd lone 2to multiplexer () Xilinx project during which the following re introduced
More information10.4 AREAS AND LENGTHS IN POLAR COORDINATES
65 CHAPTER PARAMETRIC EQUATINS AND PLAR CRDINATES.4 AREAS AND LENGTHS IN PLAR CRDINATES In this section we develop the formul for the re of region whose oundry is given y polr eqution. We need to use the
More informationSOLVING TRIANGLES USING THE SINE AND COSINE RULES
Mthemtics Revision Guides  Solving Generl Tringles  Sine nd Cosine Rules Pge 1 of 17 M.K. HOME TUITION Mthemtics Revision Guides Level: GCSE Higher Tier SOLVING TRIANGLES USING THE SINE AND COSINE RULES
More informationSection 17.2: Line Integrals. 1 Objectives. 2 Assignments. 3 Maple Commands. 1. Compute line integrals in IR 2 and IR Read Section 17.
Section 7.: Line Integrls Objectives. ompute line integrls in IR nd IR 3. Assignments. Red Section 7.. Problems:,5,9,,3,7,,4 3. hllenge: 6,3,37 4. Red Section 7.3 3 Mple ommnds Mple cn ctully evlute line
More information1 tray of toffee 1 bar of toffee. 10 In the decimal number, 0 7, the 7 refers to 7 tenths or
Chpter 3 Deciml Numers Do you know wht DECIMAL is? In chpter, we delt with units, s, 0 s nd 00 s. When you tke single unit nd divide it into (or 0 or 00) its, wht we then hve re deciml frctions of whole
More informationLecture 20. Intro to line integrals. Dan Nichols MATH 233, Spring 2018 University of Massachusetts.
Lecture 2 Intro to line integrls Dn Nichols nichols@mth.umss.edu MATH 233, Spring 218 University of Msschusetts April 12, 218 (2) onservtive vector fields We wnt to determine if F P (x, y), Q(x, y) is
More informationmac profile Configuration Guide Adobe Photoshop CS/CC Sawgrass Virtuoso SG400/SG800 Macintosh v
mc profile Mcintosh 10.510.10 Configurtion Guide Adoe Photoshop CS/CC Swgrss Virtuoso SG400/SG800 v20150427 Configurtion Guide  Photoshop CS/CC Swgrss SG400/800 Before proceeding, ensure the correct
More informationExercise 11. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION
Exercise 11 The Sine Wve EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the notion of sine wve nd how it cn be expressed s phsor rotting round the center of circle. You
More informationAlgorithms for Memory Hierarchies Lecture 14
Algorithms for emory Hierrchies Lecture 4 Lecturer: Nodri Sitchinv Scribe: ichel Hmnn Prllelism nd Cche Obliviousness The combintion of prllelism nd cche obliviousness is n ongoing topic of reserch, in
More informationThreePhase Synchronous Machines The synchronous machine can be used to operate as: 1. Synchronous motors 2. Synchronous generators (Alternator)
ThreePhse Synchronous Mchines The synchronous mchine cn be used to operte s: 1. Synchronous motors 2. Synchronous genertors (Alterntor) Synchronous genertor is lso referred to s lterntor since it genertes
More informationABB STOTZKONTAKT. ABB ibus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC
User Mnul ntelligent nstlltion Systems A B 1 2 3 4 5 6 7 8 30 ma 30 ma n = AC Un = 230 V AC 30 ma 9 10 11 12 C ABB STOTZKONTAKT Appliction Softwre Current Vlue Threshold/1 Contents Pge 1 Device Chrcteristics...
More informationExample. Check that the Jacobian of the transformation to spherical coordinates is
lss, given on Feb 3, 2, for Mth 3, Winter 2 Recll tht the fctor which ppers in chnge of vrible formul when integrting is the Jcobin, which is the determinnt of mtrix of first order prtil derivtives. Exmple.
More informationHomework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week
Announcements Homework #1 due Mondy t 6pm White drop ox in Student Lounge on the second floor of Cory Tuesdy ls cncelled next week Attend your other l slot Books on reserve in Bechtel Hmley, 2 nd nd 3
More informationDirect Current Circuits. Chapter Outline Electromotive Force 28.2 Resistors in Series and in Parallel 28.3 Kirchhoff s Rules 28.
P U Z Z L E R If ll these pplinces were operting t one time, circuit reker would proly e tripped, preventing potentilly dngerous sitution. Wht cuses circuit reker to trip when too mny electricl devices
More informationChallenge! 1 Warmup. 2 Conversation. Language box. a Discuss the pictures with a partner.
Focus Grmmr Vocbulry Strtegy tlking bout wishes nd possibilities second conditionl I wish + simple pst verbs nd definitions moving to new country showing surprise 1 Wrmup Discuss the pictures with prtner.
More informationCHAPTER 3 AMPLIFIER DESIGN TECHNIQUES
CHAPTER 3 AMPLIFIER DEIGN TECHNIQUE 3.0 Introduction olidstte microwve mplifiers ply n importnt role in communiction where it hs different pplictions, including low noise, high gin, nd high power mplifiers.
More informationMAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNELSHAPED NODES
MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNELSHAPED NODES Romn V. Tyshchuk Informtion Systems Deprtment, AMI corportion, Donetsk, Ukrine Emil: rt_science@hotmil.com 1 INTRODUCTION During the considertion
More information(1) Nonlinear system
Liner vs. nonliner systems in impednce mesurements I INTRODUCTION Electrochemicl Impednce Spectroscopy (EIS) is n interesting tool devoted to the study of liner systems. However, electrochemicl systems
More information(CATALYST GROUP) B"sic Electric"l Engineering
(CATALYST GROUP) B"sic Electric"l Engineering 1. Kirchhoff s current l"w st"tes th"t (") net current flow "t the junction is positive (b) Hebr"ic sum of the currents meeting "t the junction is zero (c)
More informationSection 6.1 Law of Sines. Notes. Oblique Triangles  triangles that have no right angles. A c. A is acute. A is obtuse
Setion 6.1 Lw of Sines Notes. Olique Tringles  tringles tht hve no right ngles h is ute h is otuse Lw of Sines  If is tringle with sides,, nd, then sin = sin = sin or sin = sin = sin The miguous se (SS)
More informationECE Digital Logic (Labs) ECE 274 Digital Logic. ECE Digital Logic (Textbook) ECE Digital Logic (Optional Textbook)
ECE 74 Digitl Logic ECE 74  Digitl Logic (Ls) Instructor: Romn Lysecky, rlysecky@ece.rizon.edu Office Hours: MW :: PM, ECE Lecture: MW :: PM, ILC 4 Course Wesite: http://www.ece.rizon.edu/~ece74/ TAs:
More informationAquauno Select MINUTES. (duration) FREQUENCY LED. OFF 8h AQUAUNO SELECT 5 MIN FREQUENCY. the timer is being programmed;
Aquuno Select Pg. INSTALLATION. Attch the timer to cold wter tp, following these simple instructions. Do not instll the timer in pit or vlve ox, elow ground level or indoors. Do not use the timer with
More informationPolar Coordinates. July 30, 2014
Polr Coordintes July 3, 4 Sometimes it is more helpful to look t point in the xyplne not in terms of how fr it is horizontlly nd verticlly (this would men looking t the Crtesin, or rectngulr, coordintes
More informationUnderstanding Basic Analog Ideal Op Amps
Appliction Report SLAA068A  April 2000 Understnding Bsic Anlog Idel Op Amps Ron Mncini Mixed Signl Products ABSTRACT This ppliction report develops the equtions for the idel opertionl mplifier (op mp).
More informationFirst Round Solutions Grades 4, 5, and 6
First Round Solutions Grdes 4, 5, nd 1) There re four bsic rectngles not mde up of smller ones There re three more rectngles mde up of two smller ones ech, two rectngles mde up of three smller ones ech,
More information001CK CK0012 FR001CK0013 FR EN English
AUDIO ENTRY KIT FA00959EN 001DC00AC 001DC0EARY 7 10 001CS1PLCO INSTALLATION MANUAL 001CK0009 001CK001 FR001CK0013 FR EN English Generl Notes A Red the instructions crefully before beginning the instlltion
More informationSpiral Tilings with Ccurves
Spirl Tilings with curves Using ombintorics to Augment Trdition hris K. Plmer 19 North Albny Avenue hicgo, Illinois, 0 chris@shdowfolds.com www.shdowfolds.com Abstrct Spirl tilings used by rtisns through
More informationTopic 20: Huffman Coding
Topic 0: Huffmn Coding The uthor should gze t Noh, nd... lern, s they did in the Ark, to crowd gret del of mtter into very smll compss. Sydney Smith, dinburgh Review Agend ncoding Compression Huffmn Coding
More informationTranslate and Classify Conic Sections
TEKS 9.6 A.5.A, A.5.B, A.5.D, A.5.E Trnslte nd Clssif Conic Sections Before You grphed nd wrote equtions of conic sections. Now You will trnslte conic sections. Wh? So ou cn model motion, s in E. 49. Ke
More informationJob Sheet 2. Variable Speed Drive Operation OBJECTIVE PROCEDURE. To install and operate a Variable Speed Drive.
Job Sheet 2 Vrible Speed Drive Opertion OBJECTIVE To instll nd operte Vrible Speed Drive. PROCEDURE Before proceeding with this job, complete the sfety check list in Appendix B. 1. On the Vrible Speed
More informationSpecifying DataFlow Requirements for the Automated Composition of Web Services
Specifying DtFlow Requirements for the Automted Composition of We Services Annpol Mrconi ITCIrst  Trento  Itly mrconi@itc.it Mrco Pistore University of Trento  Itly pistore@dit.unitn.it Polo Trverso
More informationSafety Relay Unit. Main contacts Auxiliary contact Number of input channels Rated voltage Model Category. possible 24 VAC/VDC G9SA501.
Sfety Rely Unit The Series Offers Complete Lineup of Compct Units. Four kinds of mm wide Units re ville: A pole model, pole model, nd models with poles nd OFFdely poles, s well s Twohnd ler. Simple
More informationComparison of soundscape on the ground floor of tubehouses in Hanoi and open urban space in Bordeaux
Comprison of soundscpe on the ground floor of tuehouses in Hnoi nd open urn spce in Bordeux Tun Anh Nguyen GRECAU Bordeux, Ecole Ntionle Supérieure d Architecture et de Pysge de Bordeux, Tlence, Frnce
More informationLSI/CSI LS7211N7212N PROGRAMMABLE DIGITAL DELAY TIMER
LSI/CSI LSNN UL LSI Computer Systems, Inc. Walt Whitman Road, Melville, NY (6) 000 FX (6) 00 00 PROGRMMLE DIGITL DELY TIMER FETURES: bit programmable delay from microseconds to days On chip oscillator
More informationISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.5
21.5 A 1.1GHz ChrgeRecovery Logic Visvesh Sthe, JungYing Chueh, Mrios Ppefthymiou University of Michign, Ann Aror, MI Boost Logic is chrgerecovery circuit fmily cple of operting t GHzclss frequencies
More informationEnergy Harvesting TwoWay Channels With Decoding and Processing Costs
IEEE TRANSACTIONS ON GREEN COMMUNICATIONS AND NETWORKING, VOL., NO., MARCH 07 3 Energy Hrvesting TwoWy Chnnels With Decoding nd Processing Costs Ahmed Arf, Student Member, IEEE, Abdulrhmn Bknin, Student
More informationAlternatingCurrent Circuits
chpter 33 AlterntingCurrent Circuits 33.1 AC Sources 33.2 esistors in n AC Circuit 33.3 Inductors in n AC Circuit 33.4 Cpcitors in n AC Circuit 33.5 The LC Series Circuit 33.6 Power in n AC Circuit 33.7
More informationExperiment 3: NonIdeal Operational Amplifiers
Experiment 3: NonIdel Opertionl Amplifiers Fll 2009 Equivlent Circuits The bsic ssumptions for n idel opertionl mplifier re n infinite differentil gin ( d ), n infinite input resistnce (R i ), zero output
More informationMONOCHRONICLE STRAIGHT
UPDATED 092010 HYDROCARBON Hydrocrbon is ponchostyle cowl in bulkyweight yrn, worked in the round. It ws designed to be s prcticl s it is stylish, with shping tht covers the neck nd shoulders nd the
More information9.4. ; 65. A family of curves has polar equations. ; 66. The astronomer Giovanni Cassini ( ) studied the family of curves with polar equations
54 CHAPTER 9 PARAMETRIC EQUATINS AND PLAR CRDINATES 49. r, 5. r sin 3, 5 54 Find the points on the given curve where the tngent line is horizontl or verticl. 5. r 3 cos 5. r e 53. r cos 54. r sin 55. Show
More informationExperiment 8 Series DC Motor (II)
Ojectives To control the speed of loded series dc motor y chnging rmture voltge. To control the speed of loded series dc motor y dding resistnce in prllel with the rmture circuit. To control the speed
More informationLecture 16: Four Quadrant operation of DC Drive (or) TYPE E Four Quadrant chopper Fed Drive: Operation
Lecture 16: Four Qudrnt opertion of DC Drive (or) TYPE E Four Qudrnt chopper Fed Drive: Opertion The rmture current I is either positive or negtive (flow in to or wy from rmture) the rmture voltge is lso
More informationABOUT THIS MANUAL ABOUT THIS MANUAL
ABOUT THIS MANUAL ABOUT THIS MANUAL This mnul provides detils on IQ Designer, which is ville with the upgrde. Mke sure tht the mchine hs een upgrded to the most recent version. When you find this icon
More informationA Practical DPA Countermeasure with BDD Architecture
A Prcticl DPA Countermesure with BDD Architecture Toru Akishit, Msnou Ktgi, Yoshikzu Miyto, Asmi Mizuno, nd Kyoji Shiutni System Technologies Lortories, Sony Corportion, 7 Konn, Mintoku, Tokyo 875,
More informationSeries. Teacher. Numbers
Series B Techer Copyright 2009 3P Lerning. All rights reserved. First edition printed 2009 in Austrli. A ctlogue record for this book is vilble from 3P Lerning Ltd. ISBN 9781921860171 Ownership of
More informationMultibeam antennas in a broadband wireless access system
Multiem ntenns in rodnd wireless ccess system Ulrik Engström, Mrtin Johnsson, nders Derneryd nd jörn Johnnisson ntenn Reserch Center Ericsson Reserch Ericsson SE4 84 Mölndl Sweden Emil: ulrik.engstrom@ericsson.com,
More informationECE 274 Digital Logic Fall Digital Design. RTL Design RTL Design Method: Preview Example. RTL Design RTL Design Method
ECE 274 igitl ogi Fll 2 ntroution to igitl eign 5. 5.2 igitl eign Chpter 5: lie to ompny the textbook igitl eign, Firt Eition, by Frnk Vhi, John Wiley n on Publiher, 27. http://www.vhi.om Copyright 27
More informationSection 16.3 Double Integrals over General Regions
Section 6.3 Double Integrls over Generl egions Not ever region is rectngle In the lst two sections we considered the problem of integrting function of two vribles over rectngle. This sitution however is
More informationOperation Manual. Addendum. Embroidery Machine. Product Code: 884T13
Emroidery Mchine Opertion Mnul Addendum Product Code: 884T13 Be sure to red this document efore using the mchine. We recommend tht you keep this document nery for future reference. ABOUT THIS MANUAL ABOUT
More informationArduino for Model Railroaders
Steve Mssikker Arduino for Model Rilroders Ornge Book Protocol 2 Full Description November 28 Tble of contents Dontors Documenttion Kit V.48 Pge 2 I wnt to tke the time to sincerely thnk you for your
More informationMixed CMOS PTL Adders
Anis do XXVI Congresso d SBC WCOMPA l I Workshop de Computção e Aplicções 14 20 de julho de 2006 Cmpo Grnde, MS Mixed CMOS PTL Adders Déor Mott, Reginldo d N. Tvres Engenhri em Sistems Digitis Universidde
More informationExperiment 3: NonIdeal Operational Amplifiers
Experiment 3: NonIdel Opertionl Amplifiers 9/11/06 Equivlent Circuits The bsic ssumptions for n idel opertionl mplifier re n infinite differentil gin ( d ), n infinite input resistnce (R i ), zero output
More informationLogic Design of Elementary Functional Operators in Quaternary Algebra
Interntionl Journl of Computer Theory nd Engineering, Vol. 8, No. 3, June 206 Logic Design of Elementry unctionl Opertors in Quternry Alger Asif iyz, Srh Nhr Chowdhury, nd Khndkr Mohmmd Ishtik Astrct Multivlued
More informationFrancis Gaspalou Second edition of February 10, 2012 (First edition on January 28, 2012) HOW MANY SQUARES ARE THERE, Mr TARRY?
Frncis Gslou Second edition of Ferury 10, 2012 (First edition on Jnury 28, 2012) HOW MANY SQUARES ARE THERE, Mr TARRY? ABSTRACT In this er, I enumerte ll the 8x8 imgic sures given y the Trry s ttern. This
More informationApplication Note. Differential Amplifier
Appliction Note AN367 Differentil Amplifier Author: Dve n Ess Associted Project: Yes Associted Prt Fmily: CY8C9x66, CY8C7x43, CY8C4x3A PSoC Designer ersion: 4. SP3 Abstrct For mny sensing pplictions, desirble
More informationREVIEW, pages
REVIEW, pges 510 515 6.1 1. Point P(10, 4) is on the terminl rm of n ngle u in stndrd position. ) Determine the distnce of P from the origin. The distnce of P from the origin is r. r x 2 y 2 Substitute:
More informationEngineertoEngineer Note
EngineertoEngineer Note EE247 Technicl notes on using Anlog Devices DSPs, processors nd development tools Contct our technicl support t dsp.support@nlog.com nd t dsptools.support@nlog.com Or visit our
More informationRe: PCT Minimum Documentation: Updating of the Inventory of Patent Documents According to PCT Rule 34.1
C. SCIT 2508 00 August 10, 2000 Re: PCT Minimum Documenttion: Updting of the Inventory of Ptent Documents According to PCT Rule 34.1 Sir, Mdm, The current version of the Inventory of Ptent Documents for
More informationECE 274 Digital Logic. Digital Design. RTL Design RTL Design Method. RTL Design Memory Components
ECE 27 Digitl Logic Memories n Hierrchy Digitl Design 5.6 5. Digitl Design Chpter 5: Slies to ccompny the textbook Digitl Design, First Eition, by Frnk Vhi, John Wiley n Sons Publishers, 27. http://www.vhi.com
More informationCrime Scene Documentation. Crime Scene Documentation. Taking the C.S. What should my notes include. Note Taking 9/26/2013
Crime Scene Documenttion Crime Scene Documenttion Most importnt step in C.S. processing Purpose: permnently record the condition of C.S. & physicl evidence Time consuming Documenter must be orgnized nd
More informationLab 8. Speed Control of a D.C. motor. The Motor Drive
Lb 8. Speed Control of D.C. motor The Motor Drive Motor Speed Control Project 1. Generte PWM wveform 2. Amplify the wveform to drive the motor 3. Mesure motor speed 4. Mesure motor prmeters 5. Control
More informationProbability and Statistics P(A) Mathletics Instant Workbooks. Copyright
Proility nd Sttistis Student Book  Series K P(A) Mthletis Instnt Workooks Copyright Student Book  Series K Contents Topis Topi  Review of simple proility Topi  Tree digrms Topi  Proility trees Topi
More information