A Practical DPA Countermeasure with BDD Architecture

Size: px
Start display at page:

Download "A Practical DPA Countermeasure with BDD Architecture"

Transcription

1 A Prcticl DPA Countermesure with BDD Architecture Toru Akishit, Msnou Ktgi, Yoshikzu Miyto, Asmi Mizuno, nd Kyoji Shiutni System Technologies Lortories, Sony Corportion, -7- Konn, Minto-ku, Tokyo 8-75, Jpn Astrct. We propose logic-level DPA countermesure clled Dulril Pre-chrge circuit with Binry Decision Digrm rchitecture (DP- BDD). The proposed countermesure hs dul-ril pre-chrge logic style nd cn e implemented using CMOS stndrd cell lirries, which is the similr property to Wve Dynmic Differentil Logic (WDDL). By using novel pproches, we cn successfully reduce the erly propgtion effect, which is one of the min fctors of DPA lekge of WDDL. DP- BDD is suited to implementtion of S-oxes. In our implementtions of the AES S-ox, DP-BDD cn reduce the mximum difference of trnsition timing t outputs of S-ox to out /6.5 compred to tht of WDDL without dely djustment. Moreover, y pplying simple dely djustment to the inputs of the S-ox, we cn reduce it to out /85 of tht without the djustment. We consider DP-BDD is prcticl nd effective DPA countermesure for implementtion of S-oxes. Keywords: DPA, countermesure, dul-ril pre-chrge logic, Binry Decision Digrm Introduction Differentil Power Anlysis (DPA) is serious thret to cryptogrphic devices such s smrt crds [8]. Recently, vrious countermesures hve een proposed to protect implementtions of cryptogrphic lgorithms ginst DPA t the logic level. Since the logic-level countermesures cn e dpted to sic logicl gtes such s n AND gte, we cn pply them to implementtions of ny cryptogrphic lgorithms. These logic-level countermesures re clssified into the following three groups: msking logics, dul-ril pre-chrge logics, nd hyrid-type logics. Msking logics try to rndomize the ctivity t every node in circuit using rndom vlues in order to remove correltion etween key-relted intermedite vlues nd power consumption of the circuit. Msked-AND, type of msking logics, ws proposed y Trichin [2]. It hs een pointed out, however, tht Msked-AND is not completely secure due to the effect of glitches [9, 4]. Recently, Rndom Switching Logic (RSL) ws proposed y Suzuki et l. [6]. RSL

2 is theoreticlly secure under the lekge models descried in [4], ut possesses two disdvntges: one is tht it cnnot e implemented using CMOS stndrd cell lirries nd the other is tht it reuires creful timing djustment of enle signls. A dul-ril pre-chrge logic ws first proposed y Tiri et l. s Sense Amplifier Bsed Logic (SABL) [7], where signl is represented y two complementry wires nd one of these two wires is chrged nd dischrged in every cycle. Considering tht SABL needs specil CMOS lirry, Tiri et l. lso proposed Wve Dynmic Differentil Logic (WDDL) [8] tht cn e implemented using CMOS stndrd cell lirries. WDDL is prcticl countermesure, ut it cnnot suppress two fctors of DPA lekge. The first one is due to unlnced lod cpcitnce of complementry logic gtes. In order to lnce it, WDDL reuires custom lyout for secure design [9, 7]. The other is due to the erly propgtion effect. This lekge is cused when input signls of WDDL gte hve difference of dely time [4]. The input signls generlly pss the different numer of logic gtes, nd then the difference of dely time inevitly occurs. Creful dely djustment cn reduce the difference, ut pplying it ll WDDL gtes in cryptogrphic circuits seems to e unrelistic. Hyrid-type logics re comined with msking logics nd dul-ril pre-chrge logics. At CHES 25, Popp nd Mngrd proposed MDPL tht comines dulril pre-chrge circuits with rndom msking to improve the first disdvntge of WDDL []. They climed tht it cn chieve secure design using CMOS stndrd cell lirry without specil lyout constrint, ut in the next yer it ws pointed out tht MDPL cn e still insecure when there is reltively lrge difference in dely time etween the input signls of MDPL gtes [4, 5]. In ddition, the comintion of msking nd dul-ril ws shown to e unle to provide routing-insensitive logic style [6, 3]. At present, hyrid-type logics seem to hve no dvntge over dul-ril pre-chrge logics. In this pper, we propose novel DPA countermesure clled Dul-ril Prechrge circuit with Binry Decision Digrm rchitecture (DP-BDD). It is sed on Binry Decision Digrm (BDD) tht is direct cyclic grph used to represent Boolen function. DP-BDD is composed of AND-OR gtes which re included in CMOS stndrd cell lirries. Due to the sed BDD rchitecture, the input signls of n AND-OR gte lwys pss the sme numer of AND-OR gtes, nd then the erly propgtion effect, which is one of the min fctors of DPA lekge of WDDL, is significntly reduced. This DPA countermesure is suited to implementtion of S-oxes. In our implementtions of the AES [] S-ox, DP-BDD cn reduce the mximum difference of trnsition timing t the outputs of the S-ox to out /6.5 compred to tht of WDDL without dely djustment. Moreover, y pplying simple dely djustment to the inputs of the S-ox, we cn reduce it to out /85 of tht without the djustment. DP-BDD reuires custom lyout to prevent the lekge cused y unlnced lod cpcitnce of complementry logic gtes the sme s WDDL, ut we consider tht DP-BDD is prcticl nd effective DPA countermesure for implementtion of S-oxes.

3 The rest of the pper is orgnized s follows: Section 2 presents WDDL nd its security prolem. Section 3 gives rief introduction of BDD tht is the sic rchitecture of our method. In Section 4 we present the proposed DPA countermesure clled DP-BDD. In Section 5, we pply WDDL nd DP-BDD to implementtions of AES S-ox nd compre their effectiveness. We introduce simple dely djustment of DP-BDD to reduce the difference of trnsition timing further in Section 6. Finlly we drw our conclusion nd discuss further work in Section 7. 2 Wve Dynmic Differentil Logic (WDDL) Tiri et l. proposed Wve Dynmic Differentil Logic (WDDL) s logic-level countermesure of DPA [8]. WDDL hs the following fetures: WDDL gtes hve complementry inputs nd outputs. WDDL hs the pre-chrge phse to trnsmit (, ) nd the evlution phse to trnsmit (, ) or (, ), nd performs these phses mutully. WDDL cn construct comintionl logics y using only AND gtes, OR gtes, nd NOT opertions (signl swpping). A vlue is represented (, ) in WDDL, where is the negtion of. An ctivity fctor within WDDL circuits is constnt independent of the input signls due to the ove fetures. Since power consumption t CMOS gtes generlly depends on the trnsition proility of the gtes, WDDL is considered to e effective s DPA countermesure. However, the power consumption t CMOS gtes lso depends on lod cpcitnce of the gtes. If there is difference of lod cpcitnce etween complementry logic gtes of WDDL, the difference of power consumption occurs. The numer of gtes connected to complementry logic gtes of WDDL is siclly eul, nd then the difference of lod cpcitnce is cused y the difference of plce-nd-route. The lekge due to the plce-nd-route is clled s incidentl lekge [5]. It cn e improved y the plce-nd-route in the mnul or semi-utomtic opertion using specil constrints such s Ft Wire [9] nd Bckend Dupliction [7]. Another lekge is due to the erly propgtion effect [4, 5]. This lekge is cused when there is the difference of dely time etween the input signls of WDDL gte. In Fig., we illustrte WDDL AND gte nd its signl trnsitions ccording to the inputs (, ). Here, we ssume tht the trnsition of or reches the gte erlier thn the trnsition of or oth on the evlution phse nd on the pre-chrge phse. The trnsition timing of the complementry output or on the evlution phse depends on the input. On the other hnd, the trnsition timing of or on the pre-chrge phse depends on the input. Therefore, the difference of dely time etween the inputs nd my lek the vlues nd. Since sic cryptogrphic components including S-oxes of lockciphers reuire complicted logic circuits, the input signls of WDDL gte generlly pss different numer of logic gtes. Therefore, the difference of

4 WDDL AND gte (, )=(, ) evlution (, )=(, ) evlution pre-chrge pre-chrge (, )=(, ) evlution (, )=(, ) evlution pre-chrge pre-chrge Fig.. The erly propgtion effect of WDDL AND gte dely time etween these signls inevitly occurs. This type of lekge is clled s inevitle lekge [5]. The lekge cn e improved y djusting dely time etween the input signls, ut very high effort nd mny constrints in the circuit design re reuired to djust dely time of ll WDDL gtes in complicted logic circuits including S-oxes. 3 Binry Decision Digrm A Binry Decision Digrm (BDD) is direct cyclic grph tht is used to represent Boolen function [], nd one of most commonly used synthesis tools for logic optimiztion of digitl systems [22]. We riefly explin BDD ccording to Fig. 2. The left figure is truth tle representing the function f(a, B, C) nd the right figure shows lock digrm of inry decision tree corresponding to the truth tle. In the right figure, n isosceles trpezoid represents 2-to- multiplexer, nd we cll signl A, B, C s non-terminl node, signl,,, t the lowest prt s terminl node, nd signl connecting two multiplexers s n internl node. The outputs f in the truth tle re locted in regulr order from the left to the right of terminl nodes. Generlly the term BDD refers to Reduced Ordered Binry Decision Digrm (ROBDD) [2]. A inry decision tree is uniuely trnsformed into ROBDD y merging ny isomorphic sugrphs nd eliminting ny redundnt nodes. In this pper, however, we cll s BDD the lock digrm in which we only merge ny isomorphic sugrphs on inry decision tree. In this BDD rchitecture, since the sme numer of multiplexers must e pssed from ny terminl node to the output, the difference of propgtion dely dependent of inputs is reltively smll.

5 input output A B C f non-terminl node A B C f output terminl node Fig. 2. A truth tle nd inry decision tree 2-to- multiplexer c AND-OR c Fig. 3. A 2-to- multiplexer nd n AND-OR gte 4 Dul-Ril Pre-Chrge Circuit with Binry Decision Digrm Architecture In this section, we propose novel DPA countermesure to reduce the inevitle lekge t logic level, clled Dul-ril Pre-chrge circuit with Binry Decision Digrm rchitecture (DP-BDD). It is sed on BDD nd constructed in the following steps. Pre-chrged AND-OR gtes. We void the existence of glitches to control the trnsition proility of ll signls in BDD circuit. In order to prevent glitches, we firstly replce 2-to- multiplexers in BDD to 2-wy 2-nd 4-input AND-OR (shortly, AND-OR) gtes. As shown in Fig. 3, n AND-OR gte is euivlent to 2-to- multiplexer except the negtion of ect signl eing input. Fig. 4() shows modified BDD circuit. In the figure n isosceles trpezoid represents n AND-OR gte. Non-terminl nodes (A, A), (B, B), or (C, C) re connected to ech AND-OR gte s (, ) in Fig. 3. Next, we pply so-clled pre-chrge mechnism to the terminl nodes (, ) nd the non-terminl nodes (A, A), (B, B), (C, C); these signls re set to on the pre-chrge phse nd evlute to the corresponding vlue on the evlution

6 f f f f A, A A, A A, A B, B B, B B, B C, C C, C C, C () BDD circuit () complementry BDD circuit (c) DP-BDD Fig. 4. Constructing DP-BDD phse. We consider the output of n AND-OR gte t the lowest stge. On the evlution phse, ll four inputs of n AND-OR gte perform either ( ) or ( ), then the output lso performs either ( ) or ( ). On the pre-chrge phse, ll four inputs perform either ( ) or ( ), then the output lso performs either ( ) or ( ). By dpting these trnsitions to the inputs of AND-OR gtes t the next stge, we cn confirm tht ll internl nodes nd outputs of BDD hve t most one trnsition oth on the evlution phse nd on the pre-chrge phse. Therefore, we cn prevent glitches in the BDD circuit. Appending complementry circuit. Preventing glitches doesn t give ny gurntee to DPA resistnce ecuse the distriution of the trnsition ctivity depends on the inputs A, B, C. In order to mke it independent of the inputs, we construct the complementry BDD circuit to the originl BDD circuit. It cn e simply creted y exchnging nd which re input to the terminl nodes s shown in Fig. 4(). By ppending the complementry circuit to the originl circuit nd merging them s shown in Fig. 4(c), one of the complementry AND- OR gtes perform trnsition oth on the evlution phse nd on the prechrge phse. Therefore, the ctivity fctor within the merged circuit is constnt independent of the input signls. We cll such merged circuit s Dul-ril Prechrge circuit with Binry Decision Digrm rchitecture (DP-BDD). We consider the inevitle lekge, which is lekge cused y the difference of dely time etween the input signls of complementry AND-OR gtes shown in Fig. 5. We ssume tht ll inputs of DP-BDD, non-terminl nodes nd terminl nodes, re directly connected to registers nd hve no propgtion dely except their setup time. By inputting rndom it m nd its negtion m to the terminl nodes insted of nd, ll internl nodes nd output of DP-BDD re esily msked y m. The ddition of rndom msking, however, does not chieve secure design without specil lyout constrint ccording to the oservtion in [6, 3].

7 Fig. 5. Complementry AND-OR gtes The difference of dely time etween input signls of AND-OR gtes my led the difference of trnsition timing t the output which depends on some secret informtion. Since signls nd re directly connected to inputs of DP-BDD, the trnsition of nd occurs soon fter the trnsition from the pre-chrge phse to the evlution phse, nd the reverse trnsition. On the pre-chrge phse, the trnsition of or occurs t the time when the trnsition of or whether = or. On the evlution phse, if =, the trnsition of the output signl or occurs t the time when the trnsition of the input or occurs; if =, the trnsition of or occurs t the time when the trnsition of the input or occurs. Therefore, the difference of dely time etween nd (or nd ) my lek the vlue on the evlution phse. However, since the signls nd (or nd ) pss the sme numer of AND-OR gtes, the difference of dely time etween these signls is reltively smll, nd then detecting the inevitle lekge y DPA is more difficult. 5 Appliction to AES S-ox In order to protect hrdwre implementtions of the Advnced Encryption Stndrd (AES) [], the S-ox is the most criticl opertion ecuse it is the only non-liner opertion in AES. In this section, we pply oth WDDL nd DP-BDD to implementtions of AES S-ox, nd compre their effectiveness. 5. AES S-ox sed on WDDL (WDDL S-ox) There re vrious wys to implement the AES S-ox. The most compct implementtion of AES S-ox is tht using composite fields [2, 2, 3]. We pply WDDL to the AES S-ox descried in [2], whose overll mount of gtes is 3 XORs + 57 ANDs, ecuse of its reltively short criticl pth. Fig. 6 shows the schemtic circuit of AES S-ox using composite fields. There re severl opertions including n isomorphic mpping, multiplictions nd dditions over Glois field. We notice pth nd pth 2 which oth re the pths to the multipliction circuit over GF(2 4 ). Pth hs reltively short propgtion dely ecuse it psses only the isomorphic mpping circuit. On the other hnd, pth 2 hs long propgtion dely ecuse it psses lso the suring, constnt multipliction, ddition, nd inversion circuits over GF(2 4 ) except the isomorphic mpping circuit. Thus, since the difference of dely time etween pth nd 2 re lrge, we guess the inevitle lekge cused y this difference cn e detected y DPA.

8 in [7-] isomorphism pth 2 x 2 X x λ pth x - X X - isomorphism x ffine out [7-] Fig. 6. AES S-ox using composite fields out[] out[] out[7] out[] out[] out[7] in[7], in[7] OR-NAND x 6 in[6], in[6] 2 AND-NOR x 6 in[5], in[5] 4 OR-NAND x 6 in[4], in[4] 8 AND-NOR x 6 in[3], in[3] 6 OR-NAND x 6 in[2], in[2] 2 AND-NOR in[], in[] 6 OR-NAND in[], in[] 4 AND-NOR Fig. 7. AES S-ox sed on DP-BDD (DP-BDD S-ox) 5.2 AES S-ox sed on DP-BDD (DP-BDD S-ox) Since the AES S-ox hs n 8-it input nd n 8-it output, we firstly rrnge eight inry decision trees of eight stges ccording to the truth tles of AES S- ox. Then, AES S-ox sed on DP-BDD (DP-BDD S-ox) cn e constructed in the wy descried in Section 4. Fig. 7 shows the constructed DP-BDD S-ox, where in[i] denotes i-th it of the input of the S-ox nd out[i] denotes i-th it of the output. In CMOS positive gte is usully constructed out of negtive gte nd n inverter, nd then the use of positive gtes is disdvntge in terms of gte size. In order to reduce the gte size of DP-BDD S-ox, we replce AND-OR gtes to AND-NOR gtes t the odd stges nd to OR-NAND gtes t the even stges, nd then the input of OR-NAND gtes re pre-chrged to on the pre-chrge phse. Its overll mount of gtes is 374 AND-NORs OR-NANDs. Since ny pth from the terminl node nd to two input signls of n AND-NOR/OR-NAND

9 2 WDDL out[6] DP-BDD out[3] 5 Propgtion Dely [nsec] Input of S-ox Fig. 8. Propgtion dely of n output it of WDDL S-ox nd DP-BDD S-ox gte psses the sme numer of AND-NOR/OR-NAND gtes, the difference of dely time etween the input signls of the gte is reltively smll. 5.3 Experimentl Results We implemented oth WDDL S-ox nd DP-BDD S-ox, nd performed netlist timing simultions to evlute their effectiveness. The environment of our evlution is s follows: Lnguge Verilog-HDL Design Lirry.8 µm CMOS stndrd cell lirry Simultor VCS version 26.6 Logic Synthesis Design Compiler version 26.6 One gte is euivlent to 2-wy NAND nd the speed is evluted under the worst-cse conditions. In the lirry, n AND/OR gte, n AND-OR/OR-AND gte, nd n AND-NOR/OR-NAND gte re euivlent to 5/4 gtes, 9/4 gtes, nd 7/4 gtes, respectively. These simultions re sed on pre-routing dely, nd then free from the incidentl lekge cused y the utomtiztion of the plce-nd-route. We firstly evlute the gte counts of WDDL S-ox nd DP-BDD S-ox. An AND gte in the AES S-ox is implemented using n AND gte nd n OR gte in WDDL S-ox s shown in Fig., while n XOR gte in the AES S-ox cn e implemented using n AND-OR gte nd n OR-AND gte. Thus the gte count of WDDL S-ox is euivlent to 3 9/ /2 = 66 excluding uffers. On the other hnd, the gte count of DP-BDD S-ox is euivlent to 374 7/ /4 = 27 excluding uffers.

10 Next, we evlute the difference of trnsition timing t the output of logic gtes in oth WDDL S-ox nd DP-BDD S-ox. Since we guessed the lrgest difference will occur t the output of the S-ox, we serched the output it of S-ox tht hs the lrgest difference of trnsition timing for ll possile 256 S-ox inputs; out[6] (or out[6]) nd out[3] (or out[3]) re the corresponding its of WDDL S-ox nd DP-BDD S-ox respectively. Fig. 8 shows the propgtion dely of these its for ll 256 inputs; the ove line shows tht of WDDL S- ox nd the elow line shows tht of DP-BDD S-ox. We confirmed tht the mximum difference of trnsition timing t the output of DP-BDD S-ox (.526 ns) is out /6.5 of tht of WDDL S-ox (9.855 ns). 6 Towrds Less Difference of Trnsition Timing DP-BDD reduces the difference of trnsition timing t the output of AND-OR gtes. It is, however, desirle to reduce this difference ll the more since it could e detected y DPA. We consider tht the difference occurs y the ccumultion of the following fctors: difference of propgtion dely etween input ports of ech AND-OR gte, difference of lod cpcitnce etween input ports of ech AND-OR gte, difference of the numer of fn-out etween output signls of AND-OR gtes. In order to reduce the influence of these fctors, we pply dely djustment to inputs of DP-BDD shown in Fig. 9. On the pre-chrge phse, we don t reuire ny dely djustment cell ecuse the difference of trnsition timing t the output of ech AND-OR gte is euivlent to the difference of propgtion dely etween input port of the AND-OR gte. On the evlution phse, we insert dely cells of dely(), dely(), nd dely(c) to (A, A), (B, B), nd (C, C) respectively. By inserting the dely cell of dely(c) to (C, C), trnsition of the output of AND-OR gtes t stge occurs t the time when trnsition of C or C reches their input ports. Next, we set dely() tht stisfies dely() dely(c) is lrger thn the propgtion dely from ny input ports of AND-OR gtes t stge to ny input ports of AND- OR gtes t stge 2. Tht indictes tht trnsition of the output of AND-OR gtes t stge 2 occurs t the time when trnsition of B or B reches their input ports. Similrly, we set dely() tht stisfies dely() dely() is lrger thn the propgtion dely from ny input ports of AND-OR gtes t stge 2 to ny input ports of AND-OR gtes t stge 3. Therefore, we cn reduce the difference of trnsition timing t the outputs of ll AND-OR gtes to the difference of propgtion dely etween input port of the AND-OR gte lso on the evlution stge. It is very esy to stisfy these dely conditions ecuse we hve only to mke the difference of dely etween ny two djcent its of the input sufficiently lrge. By switching the input signls without dely nd those with dely using AND gtes, we cn successfully reduce the difference of trnsition timing t ll signls

11 A, A dely() f f stge 3 B, B dely() stge 2 C, C dely(c) stge Fig. 9. Dely djustment for DP-BDD in DP-BDD in oth the pre-chrge stge nd the evlution stge. We confirmed tht this dely djustment reduced the mximum difference of trnsition timing in DP-BDD S-ox to.8 ns (out /85 of tht without dely djustment), which is just the difference of propgtion dely etween the input ports nd of n OR-NAND gte. 7 Conclusion In this pper we presented the logic-level DPA countermesure clled DP-BDD. DP-BDD hs dul-ril logic style nd cn e implemented using CMOS stndrd cell lirries. Our experimentl results showed tht DP-BDD cn significntly reduce the difference of trnsition timing t the outputs of AES S-ox compred to WDDL. We consider tht DP-BDD is prcticl nd effective DPA countermesure for implementtions of S-oxes. At CHES 26, Homm et l. presented high-resolution wveform mtching sed on Phse-Only Correltion (POC) techniues nd its ppliction to DPA [5]. They climed tht the POC-sed techniues cn evlute the displcement etween signl wveforms with higher resolution thn the smpling resolution. One of further works we need to crry out is how lrge difference of the dely time etween the input signls leds to DPA lekge in rel devices using such techniues. References. S.B. Akers, Binry Decision Digrm, IEEE Trns. on Computers, Vol.C-27, No.6, pp.59-56, R.E. Brynt, Grph-Bsed Algorithm for Boolen Function Mnipultion, IEEE Trns. on Computers, Vol.C-35, No.8, pp , D. Cnright, A Very Compct S-Box for AES, CHES 25, LNCS 3659, pp , Springer-Verlg, 25.

12 4. Z. Chen nd Y. Zhou, Dul-Ril Rndom Switching Logic: A Countermesure to Reduce Side Chnnel Lekge, CHES 26, LNCS 4249, pp , Springer- Verlg, N. Homm, S. Ngshim, Y. Imi, T. Aoki, nd A. Stoh, High-Resolution Side-Chnnel Attck Using Phse-Bsed Wveform Mtching, CHES 26, LNCS 4249, pp.87-2, Springer-Verlg, B. Gierlichs, DPA-Resistnce Without Routing Constrints?, CHES 27, LNCS 4727, pp.7-2, Springer-Verlg S. Guilley, P. Hoogvorst, Y. Mthieu, nd R. Pclet, The Bckend Dupliction Method, CHES 25, LNCS 3659, pp , Springer-Verlg, P. Kocher, J. Jffe, nd B. Jun, Differentil Power Anlysis, Crypto 99, LNCS 666, pp , Springer-Verlg, S. Mngrd, T. Popp, nd B.M. Gmmel, Side-Chnnel Lekge of Msked CMOS Gtes, CT-RSA 25, LNCS 3376, pp , Springer-Verlg, 25.. Ntionl Institute of Stndrd nd Technology (NIST), Advnced Encryption Stndrd (AES), FIPS Puliction 97, 2.. T. Popp nd S. Mngrd, Msked Dul-Ril Pre-Chrge Logic: DPA-Resistnt without Routing Constrints, CHES 25, LNCS 3659, pp.72-86, Springer- Verlg, A. Stoh, S. Moriok, K. Tkno, nd S. Munetoh, A Compct Rijndel Hrdwre Architecture with S-ox Optimiztion, ASIACRYPT 2, LNCS 2248, pp , Springer-Verlg, P. Schumont nd K. Tiri, Msking nd Dul-Ril Logic Don t Add Up, CHES 27, LNCS 4727, pp.95-6, Springer-Verlg, D. Suzuki, M. Seki, nd T. Ichikw, DPA Lekge Models for CMOS Logic Circuits, CHES 25, LNCS 3659, pp , Springer-Verlg, D. Suzuki nd M. Seki, Security Evlutions of DPA Countermesures Using Dul-Ril Pre-Chrge Logic Style, CHES 26, LNCS 4249, pp , Springer- Verlg, D. Suzuki, M. Seki, nd T. Ichikw, Rndom Switching Logic: A New Countermesure ginst DPA nd Second-Order DPA t the Logic Level, IEICE Trnsctions 9-A(), pp.6-68, K. Tiri, M. Akml, nd I. Veruwhede, A Dynmic nd Differentil CMOS Logic with Signl Independent Power Consumption to Withstnd Differentil Power Anlysis on Smrt Crds, ESSCIRC 22, pp.43-46, K. Tiri nd I. Veruwhede, A Logic Level Design Methodology for A Secure DPA Resistnt ASIC or FPGA Implementtion, DATE 24, pp , K. Tiri nd I. Veruwhede, Plce nd Route for Secure Stndrd Cell Design, CARDIS 24, pp.43-58, E. Trichin, Comintionl Logic Design for AES SuByte Trnsformtion on Msked Dt, IACR Cryptology eprint Archive 23/236, J. Wolkerstorfer, E. Oswld, nd M. Lmerger, An ASIC Implementtion of the AES S-oxes, CT-RSA 22, LNCS 227, pp.67-78, Springer-Verlg, C. Yng, M. Ciesielski, V. Singhel, BDS: A BDD Bsed Logic Optimiztion System, Proc. of the 37th ACM/IEEE DAC 2, pp , 2.

Mixed CMOS PTL Adders

Mixed CMOS PTL Adders Anis do XXVI Congresso d SBC WCOMPA l I Workshop de Computção e Aplicções 14 20 de julho de 2006 Cmpo Grnde, MS Mixed CMOS PTL Adders Déor Mott, Reginldo d N. Tvres Engenhri em Sistems Digitis Universidde

More information

CHAPTER 2 LITERATURE STUDY

CHAPTER 2 LITERATURE STUDY CHAPTER LITERATURE STUDY. Introduction Multipliction involves two bsic opertions: the genertion of the prtil products nd their ccumultion. Therefore, there re two possible wys to speed up the multipliction:

More information

A COMPARISON OF CIRCUIT IMPLEMENTATIONS FROM A SECURITY PERSPECTIVE

A COMPARISON OF CIRCUIT IMPLEMENTATIONS FROM A SECURITY PERSPECTIVE A COMPARISON OF CIRCUIT IMPLEMENTATIONS FROM A SECURITY PERSPECTIVE Mster Thesis Division of Electronic Devices Deprtment of Electricl Engineering Linköping University y Timmy Sundström LITH-ISY-EX--05/3698--SE

More information

Design and implementation of a high-speed bit-serial SFQ adder based on the binary decision diagram

Design and implementation of a high-speed bit-serial SFQ adder based on the binary decision diagram INSTITUTE OFPHYSICS PUBLISHING Supercond. Sci. Technol. 16 (23) 1497 152 SUPERCONDUCTORSCIENCE AND TECHNOLOGY PII: S953-248(3)67111-3 Design nd implementtion of high-speed it-seril SFQ dder sed on the

More information

Sequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12

Sequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12 9//2 Sequentil (2) ENGG5 st Semester, 22 Dr. Hden So Deprtment of Electricl nd Electronic Engineering http://www.eee.hku.hk/~engg5 Snchronous vs Asnchronous Sequentil Circuit This Course snchronous Sequentil

More information

ISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.5

ISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.5 21.5 A 1.1GHz Chrge-Recovery Logic Visvesh Sthe, Jung-Ying Chueh, Mrios Ppefthymiou University of Michign, Ann Aror, MI Boost Logic is chrge-recovery circuit fmily cple of operting t GHz-clss frequencies

More information

MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES

MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES Romn V. Tyshchuk Informtion Systems Deprtment, AMI corportion, Donetsk, Ukrine E-mil: rt_science@hotmil.com 1 INTRODUCTION During the considertion

More information

Implementation of Different Architectures of Forward 4x4 Integer DCT For H.264/AVC Encoder

Implementation of Different Architectures of Forward 4x4 Integer DCT For H.264/AVC Encoder Implementtion of Different Architectures of Forwrd 4x4 Integer DCT For H.64/AVC Encoder Bunji Antoinette Ringnyu, Ali Tngel, Emre Krulut 3 Koceli University, Institute of Science nd Technology, Koceli,

More information

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad Hll Ticket No Question Pper Code: AEC009 INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigl, Hyderd - 500 043 MODEL QUESTION PAPER Four Yer B.Tech V Semester End Exmintions, Novemer - 2018 Regultions:

More information

Area-Time Efficient Digit-Serial-Serial Two s Complement Multiplier

Area-Time Efficient Digit-Serial-Serial Two s Complement Multiplier Are-Time Efficient Digit-Seril-Seril Two s Complement Multiplier Essm Elsyed nd Htem M. El-Boghddi Computer Engineering Deprtment, Ciro University, Egypt Astrct - Multipliction is n importnt primitive

More information

CS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates

CS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates Bsic Logic Gtes : Computer Architecture I Boolen Algebr Instructor: Prof. Bhgi Nrhri Dept. of Computer Science Course URL: www.ses.gwu.edu/~bhgiweb/cs35/ Digitl Logic Circuits We sw how we cn build the

More information

Multi-beam antennas in a broadband wireless access system

Multi-beam antennas in a broadband wireless access system Multi-em ntenns in rodnd wireless ccess system Ulrik Engström, Mrtin Johnsson, nders Derneryd nd jörn Johnnisson ntenn Reserch Center Ericsson Reserch Ericsson SE-4 84 Mölndl Sweden E-mil: ulrik.engstrom@ericsson.com,

More information

& Y Connected resistors, Light emitting diode.

& Y Connected resistors, Light emitting diode. & Y Connected resistors, Light emitting diode. Experiment # 02 Ojectives: To get some hndson experience with the physicl instruments. To investigte the equivlent resistors, nd Y connected resistors, nd

More information

To provide data transmission in indoor

To provide data transmission in indoor Hittite Journl of Science nd Engineering, 2018, 5 (1) 25-29 ISSN NUMBER: 2148-4171 DOI: 10.17350/HJSE19030000074 A New Demodultor For Inverse Pulse Position Modultion Technique Mehmet Sönmez Osmniye Korkut

More information

Digital Design. Sequential Logic Design -- Controllers. Copyright 2007 Frank Vahid

Digital Design. Sequential Logic Design -- Controllers. Copyright 2007 Frank Vahid Digitl Design Sequentil Logic Design -- Controllers Slides to ccompny the tetook Digitl Design, First Edition, y, John Wiley nd Sons Pulishers, 27. http://www.ddvhid.com Copyright 27 Instructors of courses

More information

(1) Non-linear system

(1) Non-linear system Liner vs. non-liner systems in impednce mesurements I INTRODUCTION Electrochemicl Impednce Spectroscopy (EIS) is n interesting tool devoted to the study of liner systems. However, electrochemicl systems

More information

Design and Development of 8-Bits Fast Multiplier for Low Power Applications

Design and Development of 8-Bits Fast Multiplier for Low Power Applications IACSIT Interntionl Journl of Engineering nd Technology, Vol. 4, No. 6, Decemer 22 Design nd Development of 8-Bits Fst Multiplier for Low Power Applictions Vsudev G. nd Rjendr Hegdi, Memer, IACSIT proportionl

More information

CHAPTER 3 AMPLIFIER DESIGN TECHNIQUES

CHAPTER 3 AMPLIFIER DESIGN TECHNIQUES CHAPTER 3 AMPLIFIER DEIGN TECHNIQUE 3.0 Introduction olid-stte microwve mplifiers ply n importnt role in communiction where it hs different pplictions, including low noise, high gin, nd high power mplifiers.

More information

Chapter 2 Literature Review

Chapter 2 Literature Review Chpter 2 Literture Review 2.1 ADDER TOPOLOGIES Mny different dder rchitectures hve een proposed for inry ddition since 1950 s to improve vrious spects of speed, re nd power. Ripple Crry Adder hve the simplest

More information

Math Circles Finite Automata Question Sheet 3 (Solutions)

Math Circles Finite Automata Question Sheet 3 (Solutions) Mth Circles Finite Automt Question Sheet 3 (Solutions) Nickols Rollick nrollick@uwterloo.c Novemer 2, 28 Note: These solutions my give you the nswers to ll the prolems, ut they usully won t tell you how

More information

MOS Transistors. Silicon Lattice

MOS Transistors. Silicon Lattice rin n Width W chnnel p-type (doped) sustrte MO Trnsistors n Gte Length L O 2 (insultor) ource Conductor (poly) rin rin Gte nmo trnsistor Gte ource pmo trnsistor licon sustrte doped with impurities dding

More information

Study on SLT calibration method of 2-port waveguide DUT

Study on SLT calibration method of 2-port waveguide DUT Interntionl Conference on Advnced Electronic cience nd Technology (AET 206) tudy on LT clibrtion method of 2-port wveguide DUT Wenqing Luo, Anyong Hu, Ki Liu nd Xi Chen chool of Electronics nd Informtion

More information

Three-Phase Synchronous Machines The synchronous machine can be used to operate as: 1. Synchronous motors 2. Synchronous generators (Alternator)

Three-Phase Synchronous Machines The synchronous machine can be used to operate as: 1. Synchronous motors 2. Synchronous generators (Alternator) Three-Phse Synchronous Mchines The synchronous mchine cn be used to operte s: 1. Synchronous motors 2. Synchronous genertors (Alterntor) Synchronous genertor is lso referred to s lterntor since it genertes

More information

On the Description of Communications Between Software Components with UML

On the Description of Communications Between Software Components with UML On the Description of Communictions Between Softwre Components with UML Zhiwei An Dennis Peters Fculty of Engineering nd Applied Science Memoril University of Newfoundlnd St. John s NL A1B 3X5 zhiwei@engr.mun.c

More information

Dataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1)

Dataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1) The slides contin revisited mterils from: Peter Mrwedel, TU Dortmund Lothr Thiele, ETH Zurich Frnk Vhid, University of liforni, Riverside Dtflow Lnguge Model Drsticlly different wy of looking t computtion:

More information

A Novel Back EMF Zero Crossing Detection of Brushless DC Motor Based on PWM

A Novel Back EMF Zero Crossing Detection of Brushless DC Motor Based on PWM A ovel Bck EMF Zero Crossing Detection of Brushless DC Motor Bsed on PWM Zhu Bo-peng Wei Hi-feng School of Electricl nd Informtion, Jingsu niversity of Science nd Technology, Zhenjing 1003 Chin) Abstrct:

More information

Solutions to exercise 1 in ETS052 Computer Communication

Solutions to exercise 1 in ETS052 Computer Communication Solutions to exercise in TS52 Computer Communiction 23 Septemer, 23 If it occupies millisecond = 3 seconds, then second is occupied y 3 = 3 its = kps. kps If it occupies 2 microseconds = 2 6 seconds, then

More information

Control of high-frequency AC link electronic transformer

Control of high-frequency AC link electronic transformer Control of high-frequency AC link electronic trnsformer H. Krishnswmi nd V. Rmnrynn Astrct: An isolted high-frequency link AC/AC converter is termed n electronic trnsformer. The electronic trnsformer hs

More information

DIGITAL multipliers [1], [2] are the core components of

DIGITAL multipliers [1], [2] are the core components of World Acdemy of Science, Engineering nd Technology 9 8 A Reduced-Bit Multipliction Algorithm for Digitl Arithmetic Hrpreet Singh Dhillon nd Ahijit Mitr Astrct A reduced-it multipliction lgorithm sed on

More information

Exercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION

Exercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION Exercise 1-1 The Sine Wve EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the notion of sine wve nd how it cn be expressed s phsor rotting round the center of circle. You

More information

Power-Aware FPGA Logic Synthesis Using Binary Decision Diagrams

Power-Aware FPGA Logic Synthesis Using Binary Decision Diagrams Power-Awre FPGA Logic Synthesis Using Binry Decision Digrms Kevin Oo Tinmung, Dvid Howlnd, nd Russell Tessier Deprtment of Electricl nd Computer Engineering University of Msschusetts Amherst, MA 01003

More information

On the Effectivity of Different Pseudo-Noise and Orthogonal Sequences for Speech Encryption from Correlation Properties

On the Effectivity of Different Pseudo-Noise and Orthogonal Sequences for Speech Encryption from Correlation Properties On the Effectivity of Different Pseudo-Noise nd Orthogonl Sequences for Speech Encryption from Correltion Properties V. Anil Kumr, Ahijit Mitr nd S. R. Mhdev Prsnn Astrct We nlyze the effectivity of different

More information

A New Algorithm to Compute Alternate Paths in Reliable OSPF (ROSPF)

A New Algorithm to Compute Alternate Paths in Reliable OSPF (ROSPF) A New Algorithm to Compute Alternte Pths in Relile OSPF (ROSPF) Jin Pu *, Eric Mnning, Gholmli C. Shoj, Annd Srinivsn ** PANDA Group, Computer Science Deprtment University of Victori Victori, BC, Cnd Astrct

More information

Two-layer slotted-waveguide antenna array with broad reflection/gain bandwidth at millimetre-wave frequencies

Two-layer slotted-waveguide antenna array with broad reflection/gain bandwidth at millimetre-wave frequencies Two-lyer slotted-wveguide ntenn rry with rod reflection/gin ndwidth t millimetre-wve frequencies S.-S. Oh, J.-W. Lee, M.-S. Song nd Y.-S. Kim Astrct: A 24 24 slotted-wveguide rry ntenn is presented in

More information

Homework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week

Homework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week Announcements Homework #1 due Mondy t 6pm White drop ox in Student Lounge on the second floor of Cory Tuesdy ls cncelled next week Attend your other l slot Books on reserve in Bechtel Hmley, 2 nd nd 3

More information

CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN SPRING 2005

CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN SPRING 2005 CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN SPRING 2005 EXPERIMENT 1 FUNDAMENTALS 1. GOALS : Lern how to develop cr lrm digitl circuit during which the following re introduced : CS2204 l fundmentls, nd

More information

Kirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR):

Kirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR): SPH4UW Kirchhoff s ules Kirchhoff s oltge ule (K): Sum of voltge drops round loop is zero. Kirchhoff s Lws Kirchhoff s Current ule (KC): Current going in equls current coming out. Kirchhoff s ules etween

More information

(CATALYST GROUP) B"sic Electric"l Engineering

(CATALYST GROUP) Bsic Electricl Engineering (CATALYST GROUP) B"sic Electric"l Engineering 1. Kirchhoff s current l"w st"tes th"t (") net current flow "t the junction is positive (b) Hebr"ic sum of the currents meeting "t the junction is zero (c)

More information

EE Controls Lab #2: Implementing State-Transition Logic on a PLC

EE Controls Lab #2: Implementing State-Transition Logic on a PLC Objective: EE 44 - Controls Lb #2: Implementing Stte-rnsition Logic on PLC ssuming tht speed is not of essence, PLC's cn be used to implement stte trnsition logic. he dvntge of using PLC over using hrdwre

More information

Safety Relay Unit. Main contacts Auxiliary contact Number of input channels Rated voltage Model Category. possible 24 VAC/VDC G9SA-501.

Safety Relay Unit. Main contacts Auxiliary contact Number of input channels Rated voltage Model Category. possible 24 VAC/VDC G9SA-501. Sfety Rely Unit The Series Offers Complete Line-up of Compct Units. Four kinds of -mm wide Units re ville: A -pole model, -pole model, nd models with poles nd OFF-dely poles, s well s Two-hnd ler. Simple

More information

A New Stochastic Inner Product Core Design for Digital FIR Filters

A New Stochastic Inner Product Core Design for Digital FIR Filters MATEC Web of Conferences, (7) DOI:./ mtecconf/7 CSCC 7 A New Stochstic Inner Product Core Design for Digitl FIR Filters Ming Ming Wong,, M. L. Dennis Wong, Cishen Zhng, nd Ismt Hijzin Fculty of Engineering,

More information

Discontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type)

Discontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type) ICs for Cssette, Cssette Deck ANN, ANN Puse Detection s of Rdio Cssette, Cssette Deck Overview The ANN nd the ANN re the puse detection integrted circuits which select the progrm on the cssette tpe. In

More information

The Math Learning Center PO Box 12929, Salem, Oregon Math Learning Center

The Math Learning Center PO Box 12929, Salem, Oregon Math Learning Center Resource Overview Quntile Mesure: Skill or Concept: 300Q Model the concept of ddition for sums to 10. (QT N 36) Model the concept of sutrction using numers less thn or equl to 10. (QT N 37) Write ddition

More information

A Development of Earthing-Resistance-Estimation Instrument

A Development of Earthing-Resistance-Estimation Instrument A Development of Erthing-Resistnce-Estimtion Instrument HITOSHI KIJIMA Abstrct: - Whenever erth construction work is done, the implnted number nd depth of electrodes hve to be estimted in order to obtin

More information

Computing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis

Computing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis Computing Logic-Stge Delys Using Circuit Simultion nd Symolic Elmore Anlysis Clyton B. McDonld Rndl E. Brynt Deprtment of Electricl nd Computer Engineering Crnegie Mellon University, Pittsurgh, PA 15213

More information

Soft switched DC-DC PWM Converters

Soft switched DC-DC PWM Converters Soft switched DC-DC PWM Converters Mr.M. Prthp Rju (), Dr. A. Jy Lkshmi () Abstrct This pper presents n upgrded soft switching technique- zero current trnsition (ZCT), which gives better turn off chrcteristics

More information

Nevery electronic device, since all the semiconductor

Nevery electronic device, since all the semiconductor Proceedings of Interntionl Joint Conference on Neurl Networks, Orlndo, Florid, USA, August 12-17, 2007 A Self-tuning for Rel-time Voltge Regultion Weiming Li, Xio-Hu Yu Abstrct In this reserch, self-tuning

More information

This is a repository copy of Four-port diplexer for high Tx/Rx isolation for integrated transceivers.

This is a repository copy of Four-port diplexer for high Tx/Rx isolation for integrated transceivers. This is repository copy of Four-port diplexer for high Tx/Rx isoltion for integrted trnsceivers. White Rose Reserch Online URL for this pper: http://eprints.whiterose.c.uk/124000/ Version: Accepted Version

More information

ECE 274 Digital Logic. Digital Design. Datapath Components Shifters, Comparators, Counters, Multipliers Digital Design

ECE 274 Digital Logic. Digital Design. Datapath Components Shifters, Comparators, Counters, Multipliers Digital Design ECE 27 Digitl Logic Shifters, Comprtors, Counters, Multipliers Digitl Design..7 Digitl Design Chpter : Slides to ccompny the textbook Digitl Design, First Edition, by Frnk Vhid, John Wiley nd Sons Publishers,

More information

Experimental Application of H Output-Feedback Controller on Two Links of SCARA Robot

Experimental Application of H Output-Feedback Controller on Two Links of SCARA Robot INTERNATIONAL JOURNAL OF CONTROL, AUTOMATION AND SYSTEMS VOL.5 NO. Jnury 6 ISSN 65-877 (Print) ISSN 65-885 (Online) http://www.reserchpu.org/journl/jc/jc.html Experimentl Appliction of H Output-Feedck

More information

Synchronous Machine Parameter Measurement

Synchronous Machine Parameter Measurement Synchronous Mchine Prmeter Mesurement 1 Synchronous Mchine Prmeter Mesurement Introduction Wound field synchronous mchines re mostly used for power genertion but lso re well suited for motor pplictions

More information

SOLVING TRIANGLES USING THE SINE AND COSINE RULES

SOLVING TRIANGLES USING THE SINE AND COSINE RULES Mthemtics Revision Guides - Solving Generl Tringles - Sine nd Cosine Rules Pge 1 of 17 M.K. HOME TUITION Mthemtics Revision Guides Level: GCSE Higher Tier SOLVING TRIANGLES USING THE SINE AND COSINE RULES

More information

Experiment 3: The research of Thevenin theorem

Experiment 3: The research of Thevenin theorem Experiment 3: The reserch of Thevenin theorem 1. Purpose ) Vlidte Thevenin theorem; ) Mster the methods to mesure the equivlent prmeters of liner twoterminl ctive. c) Study the conditions of the mximum

More information

Alternating-Current Circuits

Alternating-Current Circuits chpter 33 Alternting-Current Circuits 33.1 AC Sources 33.2 esistors in n AC Circuit 33.3 Inductors in n AC Circuit 33.4 Cpcitors in n AC Circuit 33.5 The LC Series Circuit 33.6 Power in n AC Circuit 33.7

More information

Student Book SERIES. Fractions. Name

Student Book SERIES. Fractions. Name D Student Book Nme Series D Contents Topic Introducing frctions (pp. ) modelling frctions frctions of collection compring nd ordering frctions frction ingo pply Dte completed / / / / / / / / Topic Types

More information

Asynchronous Data-Driven Circuit Synthesis

Asynchronous Data-Driven Circuit Synthesis Asynchronous Dt-Driven Circuit Synthesis Sm Tylor, Doug Edwrds, Luis A Pln, Senior Memer, IEEE nd Luis A. Trzon D., Student Memer, IEEE Astrct A method is descried for synthesising synchronous circuits

More information

Experiment 3: Non-Ideal Operational Amplifiers

Experiment 3: Non-Ideal Operational Amplifiers Experiment 3: Non-Idel Opertionl Amplifiers Fll 2009 Equivlent Circuits The bsic ssumptions for n idel opertionl mplifier re n infinite differentil gin ( d ), n infinite input resistnce (R i ), zero output

More information

Understanding Basic Analog Ideal Op Amps

Understanding Basic Analog Ideal Op Amps Appliction Report SLAA068A - April 2000 Understnding Bsic Anlog Idel Op Amps Ron Mncini Mixed Signl Products ABSTRACT This ppliction report develops the equtions for the idel opertionl mplifier (op mp).

More information

Y9.ET1.3 Implementation of Secure Energy Management against Cyber/physical Attacks for FREEDM System

Y9.ET1.3 Implementation of Secure Energy Management against Cyber/physical Attacks for FREEDM System Y9.ET1.3 Implementtion of Secure Energy ngement ginst Cyber/physicl Attcks for FREED System Project Leder: Fculty: Students: Dr. Bruce cillin Dr. o-yuen Chow Jie Dun 1. Project Gols Develop resilient cyber-physicl

More information

Use of compiler optimization of software bypassing as a method to improve energy efficiency of exposed data path architectures

Use of compiler optimization of software bypassing as a method to improve energy efficiency of exposed data path architectures Guzm et l. EURASIP Journl on Emedded Systems 213, 213:9 RESEARCH Open Access Use of compiler optimiztion of softwre ypssing s method to improve energy efficiency of exposed dt pth rchitectures Vldimír

More information

High Speed On-Chip Interconnects: Trade offs in Passive Termination

High Speed On-Chip Interconnects: Trade offs in Passive Termination High Speed On-Chip Interconnects: Trde offs in Pssive Termintion Rj Prihr University of Rochester, NY, USA prihr@ece.rochester.edu Abstrct In this pper, severl pssive termintion schemes for high speed

More information

Experiment 3: Non-Ideal Operational Amplifiers

Experiment 3: Non-Ideal Operational Amplifiers Experiment 3: Non-Idel Opertionl Amplifiers 9/11/06 Equivlent Circuits The bsic ssumptions for n idel opertionl mplifier re n infinite differentil gin ( d ), n infinite input resistnce (R i ), zero output

More information

Direct Current Circuits. Chapter Outline Electromotive Force 28.2 Resistors in Series and in Parallel 28.3 Kirchhoff s Rules 28.

Direct Current Circuits. Chapter Outline Electromotive Force 28.2 Resistors in Series and in Parallel 28.3 Kirchhoff s Rules 28. P U Z Z L E R If ll these pplinces were operting t one time, circuit reker would proly e tripped, preventing potentilly dngerous sitution. Wht cuses circuit reker to trip when too mny electricl devices

More information

Simulation of Transformer Based Z-Source Inverter to Obtain High Voltage Boost Ability

Simulation of Transformer Based Z-Source Inverter to Obtain High Voltage Boost Ability Interntionl Journl of cience, Engineering nd Technology Reserch (IJETR), olume 4, Issue 1, October 15 imultion of Trnsformer Bsed Z-ource Inverter to Obtin High oltge Boost Ability A.hnmugpriy 1, M.Ishwry

More information

NP10 DIGITAL MULTIMETER Functions and features of the multimeter:

NP10 DIGITAL MULTIMETER Functions and features of the multimeter: NP10 DIGITL MULTIMETER. unctions nd fetures of the multimeter: 1000 V CT III tri requencies from 10.00...10 M. Diode mesurement nd continuity testing. HOLD mesurement. Reltive mesurement. Duty cycle (%)

More information

Algebra Practice. Dr. Barbara Sandall, Ed.D., and Travis Olson, M.S.

Algebra Practice. Dr. Barbara Sandall, Ed.D., and Travis Olson, M.S. By Dr. Brr Sndll, Ed.D., Dr. Melfried Olson, Ed.D., nd Trvis Olson, M.S. COPYRIGHT 2006 Mrk Twin Medi, Inc. ISBN 978-1-58037-754-6 Printing No. 404042-EB Mrk Twin Medi, Inc., Pulishers Distriuted y Crson-Dellos

More information

Synchronous Machine Parameter Measurement

Synchronous Machine Parameter Measurement Synchronous Mchine Prmeter Mesurement 1 Synchronous Mchine Prmeter Mesurement Introduction Wound field synchronous mchines re mostly used for power genertion but lso re well suited for motor pplictions

More information

Pennsylvania State University. University Park, PA only simple two or three input gates (e.g., AND/NAND,

Pennsylvania State University. University Park, PA only simple two or three input gates (e.g., AND/NAND, High-throughput nd Low-power DSP Using locked-mos ircuitry Mnjit Borh Robert Michel Owens Deprtment of omputer Science nd Engineering Pennsylvni Stte University University Prk, PA 16802 Mry Jne Irwin Abstrct

More information

Analysis of circuits containing active elements by using modified T - graphs

Analysis of circuits containing active elements by using modified T - graphs Anlsis of circuits contining ctive elements using modified T - grphs DALBO BOLEK *) nd EA BOLKOA**) Deprtment of Telecommunictions *) dioelectronics **) Brno Universit of Technolog Purknov 8, 6 Brno CECH

More information

On Dual-Rail Control Logic for Enhanced Circuit Robustness

On Dual-Rail Control Logic for Enhanced Circuit Robustness On Dul-Ril ontrol Logic for Enhnced ircuit Roustness Andrey Mokhov, Victor Khomenko, Dnil Sokolov, Ale Ykovlev School of omputing Science, Newcstle University, UK School of Electricl, Electronic nd omputer

More information

Fuzzy Logic Controller for Three Phase PWM AC-DC Converter

Fuzzy Logic Controller for Three Phase PWM AC-DC Converter Journl of Electrotechnology, Electricl Engineering nd Mngement (2017) Vol. 1, Number 1 Clusius Scientific Press, Cnd Fuzzy Logic Controller for Three Phse PWM AC-DC Converter Min Muhmmd Kml1,, Husn Ali2,b

More information

The Discussion of this exercise covers the following points:

The Discussion of this exercise covers the following points: Exercise 4 Bttery Chrging Methods EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the different chrging methods nd chrge-control techniques commonly used when chrging Ni-MI

More information

A Simple Approach to Control the Time-constant of Microwave Integrators

A Simple Approach to Control the Time-constant of Microwave Integrators 5 VOL., NO.3, MA, A Simple Approch to Control the Time-constnt of Microwve Integrtors Dhrmendr K. Updhyy* nd Rkesh K. Singh NSIT, Division of Electronics & Communiction Engineering New Delhi-78, In Tel:

More information

Synchronous Generator Line Synchronization

Synchronous Generator Line Synchronization Synchronous Genertor Line Synchroniztion 1 Synchronous Genertor Line Synchroniztion Introduction One issue in power genertion is synchronous genertor strting. Typiclly, synchronous genertor is connected

More information

ABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC

ABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC User Mnul ntelligent nstlltion Systems A B 1 2 3 4 5 6 7 8 30 ma 30 ma n = AC Un = 230 V AC 30 ma 9 10 11 12 C ABB STOTZ-KONTAKT Appliction Softwre Current Vlue Threshold/1 Contents Pge 1 Device Chrcteristics...

More information

Open Access A Novel Parallel Current-sharing Control Method of Switch Power Supply

Open Access A Novel Parallel Current-sharing Control Method of Switch Power Supply Send Orders for Reprints to reprints@enthmscience.e 170 The Open Electricl & Electronic Engineering Journl, 2014, 8, 170-177 Open Access A Novel Prllel Current-shring Control Method of Switch Power Supply

More information

Genetic Representations for Evolutionary Minimization of Network Coding Resources

Genetic Representations for Evolutionary Minimization of Network Coding Resources Genetic Representtions for Evolutionry Minimiztion of Network Coding Resources Minkyu Kim 1, Vrun Aggrwl 2, Un-My O Reilly 2, Muriel Médrd 1, nd Wonsik Kim 1 1 Lortory for Informtion nd Decision Systems

More information

Maximum power point tracking of PV system under partial shading conditions through flower pollination algorithm

Maximum power point tracking of PV system under partial shading conditions through flower pollination algorithm Shng et l. Protection nd Control of Modern Power Systems (2018) 3:38 https://doi.org/10.1186/s41601-018-0111-3 Protection nd Control of Modern Power Systems ORIGINAL RESEARCH Mximum power point trcking

More information

Wireless Transmission using Coherent Terahertz Wave with Phase Stabilization

Wireless Transmission using Coherent Terahertz Wave with Phase Stabilization This rticle hs een ccepted nd pulished on J-STAGE in dvnce of copyediting. Content is finl s presented. IEICE Electronics Express, Vol.* No.*,*-* Wireless Trnsmission using Coherent Terhertz Wve with Phse

More information

Algorithms for Memory Hierarchies Lecture 14

Algorithms for Memory Hierarchies Lecture 14 Algorithms for emory Hierrchies Lecture 4 Lecturer: Nodri Sitchinv Scribe: ichel Hmnn Prllelism nd Cche Obliviousness The combintion of prllelism nd cche obliviousness is n ongoing topic of reserch, in

More information

Digital Design. Chapter 1: Introduction

Digital Design. Chapter 1: Introduction Digitl Design Chpter : Introduction Slides to ccompny the textbook Digitl Design, with RTL Design, VHDL, nd Verilog, 2nd Edition, by, John Wiley nd Sons Publishers, 2. http://www.ddvhid.com Copyright 2

More information

Dokic: A Review on Energy Efficient CMOS Digital Logic

Dokic: A Review on Energy Efficient CMOS Digital Logic ETASR - Engineering, Technology & Applied Science Reserch ol. 3, o. 6, 013, 55-561 55 A Review on Energy Efficient CMOS Digitl Logic Brnko L. Dokić University of Bnj Luk Fculty of Electricl Engineering

More information

EET 438a Automatic Control Systems Technology Laboratory 5 Control of a Separately Excited DC Machine

EET 438a Automatic Control Systems Technology Laboratory 5 Control of a Separately Excited DC Machine EE 438 Automtic Control Systems echnology bortory 5 Control of Seprtely Excited DC Mchine Objective: Apply proportionl controller to n electromechnicl system nd observe the effects tht feedbck control

More information

The Design and Verification of A High-Performance Low-Control-Overhead Asynchronous Differential Equation Solver

The Design and Verification of A High-Performance Low-Control-Overhead Asynchronous Differential Equation Solver he Design nd Verifiction of A High-Performnce Low-Control-Overhed Asynchronous Differentil Eqution Solver Kenneth Y. Yun, Memer, IEEE, Peter A. Beerel, Memer, IEEE, Vid Vkilotojr, Student Memer, IEEE,

More information

Francis Gaspalou Second edition of February 10, 2012 (First edition on January 28, 2012) HOW MANY SQUARES ARE THERE, Mr TARRY?

Francis Gaspalou Second edition of February 10, 2012 (First edition on January 28, 2012) HOW MANY SQUARES ARE THERE, Mr TARRY? Frncis Gslou Second edition of Ferury 10, 2012 (First edition on Jnury 28, 2012) HOW MANY SQUARES ARE THERE, Mr TARRY? ABSTRACT In this er, I enumerte ll the 8x8 imgic sures given y the Trry s ttern. This

More information

Experiment 8 Series DC Motor (II)

Experiment 8 Series DC Motor (II) Ojectives To control the speed of loded series dc motor y chnging rmture voltge. To control the speed of loded series dc motor y dding resistnce in prllel with the rmture circuit. To control the speed

More information

Domination and Independence on Square Chessboard

Domination and Independence on Square Chessboard Engineering nd Technology Journl Vol. 5, Prt, No. 1, 017 A.A. Omrn Deprtment of Mthemtics, College of Eduction for Pure Science, University of bylon, bylon, Irq pure.hmed.omrn@uobby lon.edu.iq Domintion

More information

Application Note. Differential Amplifier

Application Note. Differential Amplifier Appliction Note AN367 Differentil Amplifier Author: Dve n Ess Associted Project: Yes Associted Prt Fmily: CY8C9x66, CY8C7x43, CY8C4x3A PSoC Designer ersion: 4. SP3 Abstrct For mny sensing pplictions, desirble

More information

Compared to generators DC MOTORS. Back e.m.f. Back e.m.f. Example. Example. The construction of a d.c. motor is the same as a d.c. generator.

Compared to generators DC MOTORS. Back e.m.f. Back e.m.f. Example. Example. The construction of a d.c. motor is the same as a d.c. generator. Compred to genertors DC MOTORS Prepred by Engr. JP Timol Reference: Electricl nd Electronic Principles nd Technology The construction of d.c. motor is the sme s d.c. genertor. the generted e.m.f. is less

More information

A Slot-Asynchronous MAC Protocol Design for Blind Rendezvous in Cognitive Radio Networks

A Slot-Asynchronous MAC Protocol Design for Blind Rendezvous in Cognitive Radio Networks Globecom 04 - Wireless Networking Symposium A Slot-Asynchronous MAC Protocol Design for Blind Rendezvous in Cognitive Rdio Networks Xingy Liu nd Jing Xie Deprtment of Electricl nd Computer Engineering

More information

METHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN. Inventor: Brian L. Baskin

METHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN. Inventor: Brian L. Baskin METHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN Inventor: Brin L. Bskin 1 ABSTRACT The present invention encompsses method of loction comprising: using plurlity of signl trnsceivers to receive one or

More information

Proceedings of Meetings on Acoustics

Proceedings of Meetings on Acoustics Proceedings of Meetings on Acoustics Volume 19, 2013 http://cousticlsociety.org/ ICA 2013 Montrel Montrel, Cnd 2-7 June 2013 Signl Processing in Acoustics Session 4SP: Sensor Arry Bemforming nd Its Applictions

More information

Color gamut reduction techniques for printing with custom inks

Color gamut reduction techniques for printing with custom inks Color gmut reduction techniques for printing with custom inks Sylvin M. CHOSSON *, Roger D. HERSCH * Ecole Polytechnique Fédérle de usnne (EPF) STRCT Printing with custom inks is of interest oth for rtistic

More information

Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier Transform and Vedic Multiplication

Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier Transform and Vedic Multiplication 1 Threshold Logic Computing: Memristive-CMOS Circuits for Fst Fourier Trnsform nd edic Multipliction Alex Pppchen Jmes, Dinesh S. Kumr, nd Arun Ajyn Abstrct Brin inspired circuits cn provide n lterntive

More information

Pilot Operated Proportional DC Valve Series D*1FB. Pilot Operated Proportional DC Valve Series D*1FB. D*1FBR and D*1FBZ

Pilot Operated Proportional DC Valve Series D*1FB. Pilot Operated Proportional DC Valve Series D*1FB. D*1FBR and D*1FBZ Ctlogue HY11-35/UK Chrcteristics Series D*1F Ctlogue HY11-35/UK Regenertive nd Hyrid Function Series D*1F he pilot operted proportionl directionl vlves D*1F re ville in 4 sizes: D31F - NG1 (CEO 5) D41F

More information

THE STUDY OF INFLUENCE CORE MATERIALS ON TECHNOLOGICAL PROPERTIES OF UNIVERSAL BENTONITE MOULDING MATERIALS. Matej BEZNÁK, Vladimír HANZEN, Ján VRABEC

THE STUDY OF INFLUENCE CORE MATERIALS ON TECHNOLOGICAL PROPERTIES OF UNIVERSAL BENTONITE MOULDING MATERIALS. Matej BEZNÁK, Vladimír HANZEN, Ján VRABEC THE STUDY OF INFLUENCE CORE MATERIALS ON TECHNOLOGICAL PROPERTIES OF UNIVERSAL BENTONITE MOULDING MATERIALS Mtej BEZNÁK, Vldimír HANZEN, Ján VRABEC Authors: Mtej Beznák, Assoc. Prof. PhD., Vldimír Hnzen,

More information

Three-Phase NPC Inverter Using Three-Phase Coupled Inductor

Three-Phase NPC Inverter Using Three-Phase Coupled Inductor ThreePhse NPC Inverter Using ThreePhse Coupled Inductor Romeu Husmnn 1, Rodrigo d Silv 2 nd Ivo Brbi 2 1 Deprtment of Electricl nd Telecommuniction Engineering, University of Blumenu FURB Blumenu SC Brzil,

More information

Network-coded Cooperation for Multi-unicast with Non-Ideal Source-Relay Channels

Network-coded Cooperation for Multi-unicast with Non-Ideal Source-Relay Channels This full text pper ws peer reviewed t the direction of IEEE Communictions Society suject mtter experts for puliction in the IEEE ICC 2010 proceedings Network-coded Coopertion for Multi-unicst with Non-Idel

More information

Soft-decision Viterbi Decoding with Diversity Combining. T.Sakai, K.Kobayashi, S.Kubota, M.Morikura, S.Kato

Soft-decision Viterbi Decoding with Diversity Combining. T.Sakai, K.Kobayashi, S.Kubota, M.Morikura, S.Kato Softdecision Viterbi Decoding with Diversity Combining T.Ski, K.Kobyshi, S.Kubot, M.Morikur, S.Kto NTT Rdio Communiction Systems Lbortories 2356 Tke, Yokosukshi, Kngw, 2383 Jpn ABSTRACT Diversity combining

More information

Interference Cancellation Method without Feedback Amount for Three Users Interference Channel

Interference Cancellation Method without Feedback Amount for Three Users Interference Channel Open Access Librry Journl 07, Volume, e57 ISSN Online: -97 ISSN Print: -9705 Interference Cncelltion Method without Feedbc Amount for Three Users Interference Chnnel Xini Tin, otin Zhng, Wenie Ji School

More information