EE100Su08 Lecture #16 (August 1 st 2008)
|
|
- Della Allen
- 5 years ago
- Views:
Transcription
1 EESu8 Lecture #6 (ugust st 28) OUTLINE Project next week: Pick up kits in your first lab section, work on the project in your first lab section, at home etc. and wrap up in the second lab section. USE MULTISIM TO SIMULTE PROJECT (REER TO MULTISIM ILE ONLINE!) HW #3s-#6s: Pick up from lab, regrades: talk to art Introduction to oolean lgebra and Digital Circuits Diode Logic Transistor introduction (MOSETs) Transistor logic circuits Reading Reader: Chapter 2, Chapter 4 and 5 (for transistors, just concentrate on logic applications). EE Summer 28 Slide
2 EE Summer 28 Slide 2
3 nalog vs. Digital Signals Most (but not all) observables are analog think of analog vs. digital watches but the most convenient way to represent & transmit information electronically is to use digital signals think of a computer! EE Summer 28 Slide 3
4 Digital Signal Representations inary numbers can be used to represent any quantity. Counting: EE Summer 28 Slide 4
5 Digital Signal Representations inary numbers can be used to represent any quantity. Counting: EE Summer 28 Slide 5
6 Decimal Numbers: ase Digits:,, 2, 3, 4, 5, 6, 7, 8, 9 Example: 327 = (3x 3 ) + (2x 2 ) + (7x )+ (x ) This is a four-digit number. The left hand most number (3 in this example) is often referred as the most significant number and the right most the least significant number ( in this example). EE Summer 28 Slide 6
7 Numbers: positional notation Number ase symbols per digit: ase (Decimal):,, 2, 3, 4, 5, 6, 7, 8, 9 ase 2 (inary):, Number representation: d 3 d 3... d d is a 32 digit number value = d d d + d inary:, (In binary digits called bits ) = = = 26 Here 5 digit binary # turns into a 2 digit decimal # EE Summer 28 Slide 7
8 Hexadecimal Numbers: ase 6 Hexadecimal:,, 2, 3, 4, 5, 6, 7, 8, 9,,, C, D, E, Normal digits + 6 more from the alphabet Conversion: inary Hex hex digit represents 6 decimal values 4 binary digits represent 6 decimal values hex digit replaces 4 binary digits EE Summer 28 Slide 8
9 Decimal-inary Conversion Decimal to inary Repeated Division y 2 Consider the number 267. Subtraction if you know your 2 N values by heart. inary to Decimal conversion 2 = x2 5 +x2 4 +x2 3 +x2 2 + x2 + x2 = = 49 = 4x + 9x EE Summer 28 Slide 9
10 Example Possible digital representation for the sine wave signal: nalog representation: Digital representation: mplitude in µv inary number EE Summer 28 Slide
11 inary Representation N bit can represent 2 N values: typically from to 2 N - 3-bit word can represent 8 values: e.g.,, 2, 3, 4, 5, 6, 7 Conversion Integer to binary raction to binary (3.5 =. 2 and.392 =. 2 ) Octal and hexadecimal EE Summer 28 Slide
12 Logic gates Logic Gates Combine several logic variable inputs to produce a logic variable output Memory Memoryless: output at a given instant depends the input values of that instant. Memory: output depends on previous and present input values. EE Summer 28 Slide 2
13 oolean algebras lgebraic structures "capture the essence" of the logical operations ND, OR and NOT corresponding set for theoretic operations intersection, union and complement named after George oole, an English mathematician at University College Cork, who first defined them as part of a system of logic in the mid 9th century. oolean algebra was an attempt to use algebraic techniques to deal with expressions in the propositional calculus. Today, oolean algebras find many applications in electronic design. They were first applied to switching by Claude Shannon in the 2th century. EE Summer 28 Slide 3
14 oolean algebras The operators of oolean algebra may be represented in various ways. Often they are simply written as ND, OR and NOT. In describing circuits, NND (NOT ND), NOR (NOT OR) and XOR (exclusive OR) may also be used. Mathematicians often use + for OR and for ND (since in some ways those operations are analogous to addition and multiplication in other algebraic structures) and represent NOT by a line drawn above the expression being negated. EE Summer 28 Slide 4
15 Logic unctions, Symbols, & Notation TRUTH NME SYMOL NOTTION TLE NOT = OR = + ND = EE Summer 28 Slide 5
16 Slide 6 EE Summer 28 Logic unctions, Symbols, & Notation 2 NOR = + NND = XOR (exclusive OR) = +
17 EE Summer 28 Slide 7
18 EE Summer 28 Slide 8
19 oolean lgebra NOT operation (inverter) i = ND operation OR operation + = i = i = i= i = i ( i) ic = i( ic) + = + = + = + = + ( + ) + C = + ( + C) EE Summer 28 Slide 9
20 oolean lgebra Distributive Property i( + C) = i+ ic ( + ) ic = ( + ) i( + C) De Morgan s laws + = i i = + n excellent web site to visit EE Summer 28 Slide 2
21 Circuit Realization: Three input adder with carry EE Summer 28 Slide 2
22 Diode Logic: ND Gate Diodes can be used to perform logic functions: ND gate output voltage is high only if both and are high V cc Inputs and vary between Volts ( low ) and V cc ( high ) etween what voltage levels does C vary? R ND C EE Summer 28 Slide 22
23 Diode Logic: Incompatibility and Decay Diode Only Gates are asically Incompatible: ND gate output voltage is high only if both and are high OR gate output voltage is high if either (or both) and are high V cc R ND C ND R OR C OR C ND High want R ND >> R OR C ND Low want R ND << R OR Signal Decays with each stage (Not regenerative) EE Summer 28 Slide 23
24 MOSETs: Detailed outline OUTLINE The MOSET as a controlled resistor MOSET ID vs. VGS characteristic NMOS and PMOS I-V characteristics Simple MOSET circuits Reading Reader: Chapters 4 and 5 EE Summer 28 Slide 24
25 MOSET NMOS: Three regions of operation V DS and V GS normally positive valus V GS <V t :cut off mode, I DS = for any V DS V GS >V t :transistor is turned on V DS < V GS -V t : Triode Region V DS > V GS -V t : Saturation Region oundary v V = v GS t DS i = K 2( v V ) v v 2 id = K 2( vgs Vt) 2 D GS t DS DS WKP K = L 2 EE Summer 28 Slide 25
26 MOSET PMOS: Three regions of operation (interchange > and < from NMOS) V DS and V GS Normally negative values V GS >V t :cut off mode, I DS = for any V DS V GS <V t :transistor is turned on V DS > V GS -V t : Triode Region V DS < V GS -V t : Saturation Region oundary v V = v GS t DS i = K 2( v V ) v v 2 id = K 2( vgs Vt) 2 D GS t DS DS WKP K = L 2 EE Summer 28 Slide 26
27 MOSET Operating Regions NMOS Cut-off Saturation Triode V to v DS + V to v GS PMOS Triode Saturation Cut-off v DS + V to V to v GS EE Summer 28 Slide 27
28 Inverter = NOT Gate V in V out Ideal Transfer Characteristics V out V/2 V V in EE Summer 28 Slide 28
29 NMOS Resistor Pull-Up Circuit: V DD R D Voltage-Transfer Characteristic v OUT i D i D + v IN + v DS = v OUT v IN = V DD V DD V T V DD v IN V DD /R D v GS = v in V T V DD increasing v GS = v IN > V T v DS EE Summer 28 Slide 29
30 Disadvantages of NMOS Logic Gates Large values of R D are required in order to achieve a low value of V OL keep power consumption low Large resistors are needed, but these take up a lot of space. One solution is to replace the resistor with an NMOSET that is always on. EE Summer 28 Slide 3
31 The CMOS Inverter: Intuitive Perspective CIRCUIT SWITCH MODELS V DD V DD V DD G S D R p V IN V OUT V OUT V OUT D V OL = V V OH = V DD G S R n Low static power consumption, since one MOSET is always off in steady state EE Summer 28 V IN = V DD Slide 3 V IN = V
32 eatures of CMOS Digital Circuits The output is always connected to V DD or GND in steady state ull logic swing; large noise margins Logic levels are not dependent upon the relative sizes of the devices ( ratioless ) There is no direct path between V DD and GND in steady state no static power dissipation EE Summer 28 Slide 32
33 NMOS NND Gate Output is low only if both inputs are high V DD R D Truth Table EE Summer 28 Slide 33
34 NMOS NOR Gate Output is low if either input is high V DD R D Truth Table EE Summer 28 Slide 34
35 N-Channel MOSET Operation n NMOSET is a closed switch when the input is high X Y X Y Y = X if and Y = X if or NMOSETs pass a strong but a weak EE Summer 28 Slide 35
36 P-Channel MOSET Operation PMOSET is a closed switch when the input is low X Y X Y Y = X if and = ( + ) Y = X if or = () PMOSETs pass a strong but a weak EE Summer 28 Slide 36
37 Pull-Down and Pull-Up Devices In CMOS logic gates, NMOSETs are used to connect the output to GND, whereas PMOSETs are used to connect the output to V DD. n NMOSET functions as a pull-down device when it is turned on (gate voltage = V DD ) PMOSET functions as a pull-up device when it is turned on (gate voltage = GND) V DD input signals 2 N Pull-up network PMOSETs only (, 2,, N ) 2 N Pull-down network NMOSETs only EE Summer 28 Slide 37
38 CMOS NND Gate V DD EE Summer 28 Slide 38
39 CMOS NOR Gate V DD EE Summer 28 Slide 39
EE40 Lecture 35. Prof. Chang-Hasnain. 12/5/07 Reading: Ch 7, Supplementary Reader
EE4 Lecture 35 2/5/7 Reading: Ch 7, Supplementary Reader EE4 all 26 Slide Week 5 OUTLINE Need for Input Controlled Pull-Up CMOS Inverter nalysis CMOS Voltage Transfer Characteristic Combinatorial logic
More informationDigital Circuits Introduction
Lecture #6 OUTLINE Logic inary representations Combinatorial logic circuits Chap 7-7.5 Reading EE4 Summer 25: Lecture 6 Instructor: Octavian lorescu Digital Circuits Introduction nalog: signal amplitude
More informationCombinational Logic Gates in CMOS
Combinational Logic Gates in CMOS References: dapted from: Digital Integrated Circuits: Design Perspective, J. Rabaey UC Principles of CMOS VLSI Design: Systems Perspective, 2nd Ed., N. H. E. Weste and
More informationI. Digital Integrated Circuits - Logic Concepts
I. Digital Integrated Circuits - Logic Concepts. Logic Fundamentals: binary mathematics: only operate on and (oolean algebra) simplest function -- inversion = symbol for the inverter INPUT OUTPUT EECS
More informationLecture #1. Course Overview
Lecture #1 OUTLINE Course overview Introduction: integrated circuits Analog vs. digital signals Lecture 1, Slide 1 Course Overview EECS 40: One of five EECS core courses (with 20, 61A, 61B, and 61C) introduces
More informationDigital Integrated CircuitDesign
Digital Integrated CircuitDesign Lecture 11 BiCMOS PMOS rray Q1 NMOS rray Y NMOS rray Q2 dib brishamifar EE Department IUST Contents Introduction BiCMOS Devices BiCMOS Inverters BiCMOS Gates BiCMOS Drivers
More informationTopic 6. CMOS Static & Dynamic Logic Gates. Static CMOS Circuit. NMOS Transistors in Series/Parallel Connection
NMOS Transistors in Series/Parallel Connection Topic 6 CMOS Static & Dynamic Logic Gates Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Transistors can be thought
More informationEE 330 Lecture 5. Basic Logic Circuits Complete Logic Family Other Logic Styles. complex logic gates
EE 330 Lecture 5 asic Logic Circuits Complete Logic Family Other Logic Styles complex logic gates Review from Last Time The key patents that revolutionized the electronics field: Jack Kilby (34 years old
More informationEE 330 Lecture 5. Basic Logic Circuits Complete Logic Family Other Logic Styles. Improved Device Models. complex logic gates pass transistor logic
EE 330 Lecture 5 asic Logic Circuits Complete Logic Family Other Logic Styles complex logic gates pass transistor logic Improved Device Models Review from Last Time The key patents that revolutionized
More informationEE292: Fundamentals of ECE
EE292: Fundamentals of ECE Fall 2012 TTh 10:00-11:15 SEB 1242 Lecture 21 121113 http://www.ee.unlv.edu/~b1morris/ee292/ 2 Outline Chapter 7 - Logic Circuits Binary Number Representation Binary Arithmetic
More informationLecture 11 Digital Circuits (I) THE INVERTER
Lecture 11 Digital Circuits (I) THE INVERTER Outline Introduction to digital circuits The inverter NMOS inverter with resistor pull-up Reading Assignment: Howe and Sodini; Chapter 5, Sections 5.1-5.3 6.12
More informationVLSI Logic Structures
VLSI Logic Structures Ratioed Logic Pass-Transistor Logic Dynamic CMOS Domino Logic Zipper CMOS Spring 25 John. Chandy inary Multiplication + x Multiplicand Multiplier Partial products Result Spring 25
More informationShorthand Notation for NMOS and PMOS Transistors
Shorthand Notation for NMOS and PMOS Transistors Terminal Voltages Mode of operation depends on V g, V d, V s V gs = V g V s V gd = V g V d V ds = V d V s = V gs - V gd Source and drain are symmetric diffusion
More informationECE/CoE 0132: FETs and Gates
ECE/CoE 0132: FETs and Gates Kartik Mohanram September 6, 2017 1 Physical properties of gates Over the next 2 lectures, we will discuss some of the physical characteristics of integrated circuits. We will
More informationLecture 11 Circuits numériques (I) L'inverseur
Lecture 11 Circuits numériques (I) L'inverseur Outline Introduction to digital circuits The inverter NMOS inverter with resistor pull-up 6.12 Spring 24 Lecture 11 1 1. Introduction to digital circuits:
More information2-Bit Magnitude Comparator Design Using Different Logic Styles
International Journal of Engineering Science Invention ISSN (Online): 2319 6734, ISSN (Print): 2319 6726 Volume 2 Issue 1 ǁ January. 2013 ǁ PP.13-24 2-Bit Magnitude Comparator Design Using Different Logic
More informationDesigning Information Devices and Systems II Fall 2017 Note 1
EECS 16B Designing Information Devices and Systems II Fall 2017 Note 1 1 Digital Information Processing Electrical circuits manipulate voltages (V ) and currents (I) in order to: 1. Process information
More informationEEC 118 Lecture #11: CMOS Design Guidelines Alternative Static Logic Families
EEC 118 Lecture #11: CMOS Design Guidelines Alternative Static Logic Families Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Homework 5 this week Lab
More informationChapter 6 DIFFERENT TYPES OF LOGIC GATES
Chapter 6 DIFFERENT TYPES OF LOGIC GATES Lesson 9 CMOS gates Ch06L9-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline CMOS (n-channel based MOSFETs based circuit) CMOS Features
More informationECE520 VLSI Design. Lecture 5: Basic CMOS Inverter. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 5: Basic CMOS Inverter Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture
More informationApproximate Hybrid Equivalent Circuits. Again, the impedance looking into the output terminals is infinite so that. conductance is zero.
Again, the impedance looking into the output terminals is infinite so that conductance is zero. Hence, the four h-parameters of an ideal transistor connected in CE transistor are The hybrid equivalent
More informationELEC 2210 EXPERIMENT 12 NMOS Logic
ELEC 2210 EXPERIMENT 12 NMOS Logic Objectives: The experiments in this laboratory exercise will provide an introduction to NMOS logic. You will use the Bit Bucket breadboarding system to build and test
More informationChapter 1: Digital logic
Chapter 1: Digital logic I. Overview In PHYS 252, you learned the essentials of circuit analysis, including the concepts of impedance, amplification, feedback and frequency analysis. Most of the circuits
More informationCPE/EE 427, CPE 527 VLSI Design I CMOS Inverter. CMOS Inverter: A First Look
CPE/EE 427, CPE 527 VLSI Design I CMOS Inverter Department of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic CMOS Inverter: A First Look C L 9/11/26 VLSI
More informationDigital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405
Digital Applications () Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405 Course Description This course covers digital techniques and numbering systems,
More informationMOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.
MOSFET Terminals The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals. For an n-channel MOSFET, the SOURCE is biased at a lower potential (often
More informationEE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 23 p. 1/16 EE 42/100 Lecture 23: CMOS Transistors and Logic Gates ELECTRONICS Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad University
More informationEE241 - Spring 2002 Advanced Digital Integrated Circuits
EE241 - Spring 2002 dvanced Digital Integrated Circuits Lecture 7 MOS Logic Styles nnouncements Homework #1 due 2/19 1 Reading Chapter 7 in the text by K. ernstein ackground material from Rabaey References»
More informationLecture 12 - Digital Circuits (I) The inverter. October 20, 2005
6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 12-1 Lecture 12 - Digital Circuits (I) The inverter October 2, 25 Contents: 1. Introduction to digital electronics: the inverter 2. NMOS inverter
More informationA-data new-a. Data here. B-data new-b. Digital Circuits V CC. ECGR2181 Chapter 3 Notes 3-1. Logic System Design I
Data here -data new- -data new- Digital Circuits V CC ECGR28 Chapter 3 Notes S ogic System Design I 3- What is a digital system? It is a organized collecti of digital elements which is designed to perform
More informationUnit level 4 Credit value 15. Introduction. Learning Outcomes
Unit 20: Unit code Digital Principles T/615/1494 Unit level 4 Credit value 15 Introduction While the broad field of electronics covers many aspects, it is digital electronics which now has the greatest
More informationLecture Summary Module 1 Switching Algebra and CMOS Logic Gates
Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates Learning Outcome: an ability to analyze and design CMOS logic gates Learning Objectives: 1-1. convert numbers from one base (radix) to another:
More informationReading. Lecture 17: MOS transistors digital. Context. Digital techniques:
Reading Lecture 17: MOS transistors digital Today we are going to look at the analog characteristics of simple digital devices, 5. 5.4 And following the midterm, we will cover PN diodes again in forward
More informationCMOS VLSI Design (A3425)
CMOS VLSI Design (A3425) Unit III Static Logic Gates Introduction A static logic gate is one that has a well defined output once the inputs are stabilized and the switching transients have decayed away.
More informationElectrical Engineering 40 Introduction to Microelectronic Circuits
Electrical Engineering 40 Introduction to Microelectronic Circuits Instructor: Prof. Andy Neureuther EECS Department University of California, Berkeley Lecture 1, Slide 1 Introduction Instructor: Prof.
More informationELEC 350L Electronics I Laboratory Fall 2012
ELEC 350L Electronics I Laboratory Fall 2012 Lab #9: NMOS and CMOS Inverter Circuits Introduction The inverter, or NOT gate, is the fundamental building block of most digital devices. The circuits used
More informationChapter 6 DIFFERENT TYPES OF LOGIC GATES
Chapter 6 DIFFERENT TYPES OF LOGIC GATES Lesson 8 NMOS gates Ch06L8-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline NMOS (n-channel based MOSFETs based circuit) NMOS Features
More informationLecture 02: Logic Families. R.J. Harris & D.G. Bailey
Lecture 02: Logic Families R.J. Harris & D.G. Bailey Objectives Show how diodes can be used to form logic gates (Diode logic). Explain the need for introducing transistors in the output (DTL and TTL).
More informationLecture 13 - Digital Circuits (II) MOS Inverter Circuits. October 25, 2005
6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 13-1 Lecture 13 - Digital Circuits (II) MOS Inverter Circuits October 25, 25 Contents: 1. NMOS inverter with resistor pull-up (cont.) 2. NMOS
More informationIntroduction to Computer Engineering EECS 203 dickrp/eecs203/ Grading scheme. Review.
Introduction to Computer Engineering EECS 203 http://ziyang.eecs.northwestern.edu/ dickrp/eecs203/ Grading scheme Instructor: Robert Dick Office: 77 Tech Email: dickrp@northwestern.edu Phone: 847 467 2298
More informationIn this lecture: Lecture 8: ROM & Programmable Logic Devices
In this lecture: Lecture 8: ROM Programmable Logic Devices Dr Pete Sedcole Department of EE Engineering Imperial College London http://caseeicacuk/~nps/ (Floyd, 3 5, 3) (Tocci 2, 24, 25, 27, 28, 3 34)
More informationENG2410 Digital Design CMOS Technology. Fall 2017 S. Areibi School of Engineering University of Guelph
ENG2410 Digital Design CMOS Technology Fall 2017 S. reibi School of Engineering University of Guelph The Transistor Revolution First transistor Bell Labs, 1948 Bipolar logic 1960 s Intel 4004 processor
More informationLecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1
Lecture 16 Complementary metal oxide semiconductor (CMOS) CMOS 1-1 Outline Complementary metal oxide semiconductor (CMOS) Inverting circuit Properties Operating points Propagation delay Power dissipation
More informationCOMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design
PH-315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits
More informationPropagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
More informationPropagation Delay, Circuit Timing & Adder Design
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
More informationLogic Symbols with Truth Tables INVERTER A B NAND A B C NOR C A B A B C XNOR A B C A B Digital Logic 1
Slide Logic Symbols with Truth Tables UFFER INVERTER ND NND OR NOR XOR XNOR 6.7 Digital Logic Digital logic can be described in terms of standard logic symbols and their corresponding truth tables. The
More informationDigital Fundamentals 8/29/2016. Summary. Summary. Floyd. Chapter 3 A X. The Inverter
Digital Fundamentals Tenth Edition Floyd Chapter 3 The Inverter The inverter performs the oolean NOT operation. When the input is LOW, the output is HIGH; when the input is HIGH, the output is LOW. Input
More informationEE 330 Lecture 5. Other Logic Styles Improved Device Models Stick Diagrams
EE 330 Lecture 5 Other Logic Styles Improved evice Models Stick iagrams Review from Last Time MOS Transistor Qualitative iscussion of n-channel Operation ulk Source Gate rain rain Gate n-channel MOSFET
More informationECE380 Digital Logic. Logic values as voltage levels
ECE380 Digital Logic Implementation Technology: NMOS and PMOS Transistors, CMOS logic gates Dr. D. J. Jackson Lecture 13-1 Logic values as voltage levels V ss is the minimum voltage that can exist in the
More informationIntroduction to Electronic Devices
Introduction to Electronic Devices (Course Number 300331) Fall 2006 Dr. Dietmar Knipp Assistant Professor of Electrical Engineering Information: http://www.faculty.iubremen.de/dknipp/ Source: Apple Ref.:
More informationEXPERIMENT 12: DIGITAL LOGIC CIRCUITS
EXPERIMENT 12: DIGITAL LOGIC CIRCUITS The purpose of this experiment is to gain some experience in the use of digital logic circuits. These circuits are used extensively in computers and all types of electronic
More informationDigital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo
Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Ratioed Logic Introduction Digital IC EE141 2 Ratioed Logic design Basic concept Resistive load Depletion
More informationEE 230 Lab Lab 9. Prior to Lab
MOS transistor characteristics This week we look at some MOS transistor characteristics and circuits. Most of the measurements will be done with our usual lab equipment, but we will also use the parameter
More informationLecture 2: Digital Logic Basis
Lecture 2: Digital Logic Basis Xufeng Kou School of Information Science and Technology ShanghaiTech University 1 Outline Truth Table Basic Logic Operation and Gates Logic Circuits NOR Gates and NAND Gates
More informationDigital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405
Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405 Course Description This course covers digital techniques and numbering
More informationDIGITAL VLSI LAB ASSIGNMENT 1
DIGITAL VLSI LAB ASSIGNMENT 1 Problem 1: NMOS and PMOS plots using Cadence. In this exercise, you are required to generate both NMOS and PMOS I-V device characteristics (I/P and O/P) using Cadence (Use
More informationDigital Fundamentals 9/4/2017. Summary. Summary. Floyd. Chapter 3. The Inverter
Digital Fundamentals Tenth Edition Floyd Chapter 3 29 Pearson Education, Upper 28 Pearson Saddle River, Education NJ 7458. ll Rights Reserved The Inverter The inverter performs the oolean NOT operation.
More informationA-data new-a. Data here. B-data new-b. Digital Circuits V CC. ECGR2181 Chapter 3 Notes 3-1. Logic System Design I
Data here -data new- -data new- Digital Circuits V CC ECGR28 Chapter 3 Notes S ogic System Design I 3- What is a digital system? It is a organized collecti of digital elements which is designed to perform
More informationChapter 4 Logic Functions and Gates
Chapter 4 Logic Functions and Gates CHPTER OJECTIVES Upon successful completion of this chapter, you will be able to: Describe the basic logic functions: ND, OR, and NOT. Draw simple switch circuits to
More informationSatish Chandra, Assistant Professor, P P N College, Kanpur 1
8/7/4 LOGIC GTES CE NPN Transistor Circuit COMINTIONL LOGIC Satish Chandra ssistant Professor Department of Physics P PN College, Kanpur www.satish4.weebly.com circuit with an output signal that is logical
More informationChapter # 1: Introduction
Chapter # : Randy H. Katz University of California, erkeley May 993 ฉ R.H. Katz Transparency No. - The Elements of Modern Design Representations, Circuit Technologies, Rapid Prototyping ehaviors locks
More informationCombinational Circuits: Multiplexers, Decoders, Programmable Logic Devices
Combinational Circuits: Multiplexers, Decoders, Programmable Logic Devices Lecture 5 Doru Todinca Textbook This chapter is based on the book [RothKinney]: Charles H. Roth, Larry L. Kinney, Fundamentals
More informationDigital Fundamentals
Digital Fundamentals Tenth Edition Floyd Chapter 3 28 Pearson Education 29 Pearson Education, Upper Saddle River, NJ 7458. ll Rights Reserved The Inverter The inverter performs the oolean NOT operation.
More informationDigital Microelectronic Circuits ( ) Pass Transistor Logic. Lecture 9: Presented by: Adam Teman
Digital Microelectronic Circuits (361-1-3021 ) Presented by: Adam Teman Lecture 9: Pass Transistor Logic 1 Motivation In the previous lectures, we learned about Standard CMOS Digital Logic design. CMOS
More informationGates and Circuits 1
1 Gates and Circuits Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors Combine basic gates into circuits Describe the behavior
More informationUNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences.
UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences Discussion #9 EE 05 Spring 2008 Prof. u MOSFETs The standard MOSFET structure is shown
More informationChapter 6 Combinational CMOS Circuit and Logic Design. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 6 Combinational CMOS Circuit and Logic Design Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Advanced Reliable Systems (ARES) Lab. Jin-Fu Li,
More informationModule 4 : Propagation Delays in MOS Lecture 19 : Analyzing Delay for various Logic Circuits
Module 4 : Propagation Delays in MOS Lecture 19 : Analyzing Delay for various Logic Circuits Objectives In this lecture you will learn the following Ratioed Logic Pass Transistor Logic Dynamic Logic Circuits
More informationNumber system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished
Number system: the system used to count discrete units is called number system Decimal system: the number system that contains 10 distinguished symbols that is 0-9 or digits is called decimal system. As
More informationEE434 ASIC & Digital Systems
EE434 ASIC & Digital Systems Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Spring 2015 Dae Hyun Kim daehyun@eecs.wsu.edu 1 Lecture 4 More on CMOS Gates Ref: Textbook chapter
More informationChapter 8. Chapter 9. Chapter 6. Chapter 10. Chapter 11. Chapter 7
5.5 Series and Parallel Combinations of 246 Complex Impedances 5.6 Steady-State AC Node-Voltage 247 Analysis 5.7 AC Power Calculations 256 5.8 Using Power Triangles 258 5.9 Power-Factor Correction 261
More informationDigital Electronics. Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region. Positive Logic.
Digital Electronics Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region Positive Logic Logic 1 Negative Logic Logic 0 Voltage Transition Region Transition
More informationIntroduction. Reading: Chapter 1. Courtesy of Dr. Dansereau, Dr. Brown, Dr. Vranesic, Dr. Harris, and Dr. Choi.
Introduction Reading: Chapter 1 Courtesy of Dr. Dansereau, Dr. Brown, Dr. Vranesic, Dr. Harris, and Dr. Choi http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Why study logic design? Obvious reasons
More informationMOS TRANSISTOR THEORY
MOS TRANSISTOR THEORY Introduction A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage applied to the
More informationLecture 13. Biasing and Loading Single Stage FET Amplifiers. The Building Blocks of Analog Circuits - III
Lecture 3 Biasing and Loading Single Stage FET Amplifiers The Building Blocks of Analog Circuits III In this lecture you will learn: Current biasing of circuits Current sources and sinks for CS, CG, and
More informationDigital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo
Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Combinational vs. Sequential Logic In Combinational Logic Circuit Out In Combinational Logic Circuit
More informationDIGITAL ELECTRONICS: LOGIC AND CLOCKS
DIGITL ELECTRONICS: LOGIC ND CLOCKS L 9 INTRO: INTRODUCTION TO DISCRETE DIGITL LOGIC, MEMORY, ND CLOCKS GOLS In this experiment, we will learn about the most basic elements of digital electronics, from
More informationECE 3110: Engineering Electronics II Fall Final Exam. Dec. 16, 8:00-10:00am. Name: (78 points total)
Final Exam Dec. 16, 8:00-10:00am Name: (78 points total) Problem 1: Consider the emitter follower in Fig. 7, which is being used as an output stage. For Q 1, assume β = and initally assume that V BE =
More informationANALOGUE AND DIGITAL ELECTRONICS STUDENT S WORKBOOK U3: DIGITAL ELECTRONICS
NLOGUE ND DIGITL ELECTRONICS STUDENT S WORKBOOK U3: DIGITL ELECTRONICS Joaquim Crisol Llicència D, Generalitat de Catalunya NILE Norwich, pril of 211 Table of contents Table of contents 3 DIGITL ELECTRONICS....
More informationWeek 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model
Week 9a OUTLINE MOSFET I vs. V GS characteristic Circuit models for the MOSFET resistive switch model small-signal model Reading Rabaey et al.: Chapter 3.3.2 Hambley: Chapter 12 (through 12.5); Section
More informationExercise 1: EXCLUSIVE OR/NOR Gate Functions
EXCLUSIVE-OR/NOR Gates Digital Logic Fundamentals Exercise 1: EXCLUSIVE OR/NOR Gate Functions EXERCISE OBJECTIVE When you have completed this exercise, you will be able to demonstrate the operation of
More informationDigital Electronics Part II - Circuits
Digital Electronics Part II - Circuits Dr. I. J. Wassell Gates from Transistors 1 Introduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits
More informationEXPERIMENT 5 Basic Digital Logic Circuits
ELEC 2010 Laborator Manual Eperiment 5 PRELAB Page 1 of 8 EXPERIMENT 5 Basic Digital Logic Circuits Introduction The eperiments in this laborator eercise will provide an introduction to digital electronic
More informationIntroduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)
Microelectronic Circuits Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 1 MOSFET Construction MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 2
More informationAsst. Prof. Thavatchai Tayjasanant, PhD. Power System Research Lab 12 th Floor, Building 4 Tel: (02)
2145230 Aircraft Electricity and Electronics Asst. Prof. Thavatchai Tayjasanant, PhD Email: taytaycu@gmail.com aycu@g a co Power System Research Lab 12 th Floor, Building 4 Tel: (02) 218-6527 1 Chapter
More informationDigital Systems Laboratory
2012 Fall CSE140L Digital Systems Laboratory Lecture #2 by Dr. Choon Kim CSE Department, UCSD chk034@eng.ucsd.edu Lecture #2 1 Digital Technologies CPU(Central Processing Unit) GPU(Graphics Processing
More informationECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits
Faculty of Engineering ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits CMOS Technology Complementary MOS, or CMOS, needs both PMOS and NMOS FET devices for their logic gates to be realized
More informationIntroduction to Digital Logic Missouri S&T University CPE 2210 Exam 1 Logistics
Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 1 Logistics Egemen K. Çetinkaya Egemen K. Çetinkaya Department of Electrical & Computer Engineering Missouri University of Science and
More informationDigital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo
Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Combinational vs. Sequential Logic In Combinational Logic Circuit Out In Combinational Logic Circuit
More informationTransistor Digital Circuits
Transistor Digital Circuits Switching Transistor Model (on) (on) T n T p Controlled switch model v CT > V CTex ; T- (on); i O > 0; v O 0 v CT < V Thn ; T- (off); i O = 0; v O = V PS v CT > V Thp ; T- (off);
More informationBasic Characteristics of Digital ICs
ECEN202 Section 2 Characteristics of Digital IC s Part 1: Specification of characteristics An introductory look at digital IC s: Logic families Basic construction and operation Operating characteristics
More informationLecture 2. Digital Basics
Lecture Digital Basics Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/teaching/de1_ee/ E-mail: p.cheung@imperial.ac.uk Lecture Slide
More informationDigital Logic Circuits
Digital Logic Circuits Let s look at the essential features of digital logic circuits, which are at the heart of digital computers. Learning Objectives Understand the concepts of analog and digital signals
More informationINTRODUCTION TO DIGITAL CONCEPT
COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE 421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE 422) INTRODUCTION TO DIGITAL CONCEPT Digital and Analog Quantities Digital relates to data in the form of digits,
More informationPREVIEW COPY. Digital Logic Systems. Table of Contents. Digital Logic Fundamentals...3. Logic Building Blocks Medium- and Large-Scale ICs...
Digital Logic Systems Table of Contents Lesson One Lesson Two Lesson Three Digital Logic Fundamentals...3 Logic uilding locks...9 Medium- and Large-Scale ICs...35 Lesson Four Functional Logic Systems...5
More informationECE315 / ECE515 Lecture 9 Date:
Lecture 9 Date: 03.09.2015 Biasing in MOS Amplifier Circuits Biasing using Single Power Supply The general form of a single-supply MOSFET amplifier biasing circuit is: We typically attempt to satisfy three
More informationECE Digital Logic Lecture 2. Digital Design Circuit Types: Combinational vs. Sequential
ECE 74 - Digital Logic Lecture Circuit Types: Combinational vs. equential Lecture Transistors, witches, CMO Basic Logic Gates Boolean Equations Truth Table: w/o time or previous values Circuit Components:
More informationDigital Integrated Circuits - Logic Families (Part II)
Digital Integrated Circuits - Logic Families (Part II) MOSFET Logic Circuits MOSFETs are unipolar devices. They are simple, small in size, inexpensive to fabricate and consume less power. MOS fabrication
More informationECE 484 VLSI Digital Circuits Fall Lecture 02: Design Metrics
ECE 484 VLSI Digital Circuits Fall 2016 Lecture 02: Design Metrics Dr. George L. Engel Adapted from slides provided by Mary Jane Irwin (PSU) [Adapted from Rabaey s Digital Integrated Circuits, 2002, J.
More information