Exercise 1: EXCLUSIVE OR/NOR Gate Functions
|
|
|
- Louisa Mosley
- 6 years ago
- Views:
Transcription
1 EXCLUSIVE-OR/NOR Gates Digital Logic Fundamentals Exercise 1: EXCLUSIVE OR/NOR Gate Functions EXERCISE OBJECTIVE When you have completed this exercise, you will be able to demonstrate the operation of an EXCLUSIVE- OR and an EXCLUSIVE-NOR logic gate. You will verify your results by generating truth tables for each function. EXERCISE DISCUSSION Pins 14 and 7 supply power to the IC. The IC has four two-input XOR gates labeled A through D. 84 FACET by Lab-Volt
2 Digital Logic Fundamentals EXCLUSIVE-OR/NOR Gates With a 74LS136 IC, inputs may be tied to other inputs, an output may be connected to inputs, and outputs can be connected to other outputs. The outputs require pull-up resistors. Pin 6 is the output of which XOR gate in the IC? a. gate A b. gate B c. gate C d. gate D The internal open collector output circuit of an XOR gate is shown in the large circle. The output of an open collector device requires an external collector load or pull-up resistor. FACET by Lab-Volt 85
3 EXCLUSIVE-OR/NOR Gates Digital Logic Fundamentals Output terminals of the 74LS136 require pull-up resistors because the 74LS136 has an open collector circuit at the output. The gate output is pulled up to V CC by a 10 k resistor. The open collector circuit must have a source of power for the output. The pull-up resistor provides this required power source. PROCEDURE Locate the XOR/XNOR circuit block, and connect the circuit shown. Insert a two-post connector in BLOCK SELECT, and place toggle switches A and B of the INPUT SIGNALS circuit block in the LOW position. NOTE: A high logic level turns on an LED. You can verify the state of a signal, as indicated by a circuit LED, by connecting your multimeter to the appropriate test point. 86 FACET by Lab-Volt
4 Digital Logic Fundamentals EXCLUSIVE-OR/NOR Gates What are the logic levels at XOR gate inputs A and B? a. both low b. both high Based on the input levels of the XOR gate, what is the output state? a. logic 1 b. logic 0 What are the logic levels at XNOR gate inputs A and B? a. both high b. both low Based on the input levels of the XNOR gate, what is the output state? a. logic 1 b. logic 0 FACET by Lab-Volt 87
5 EXCLUSIVE-OR/NOR Gates Digital Logic Fundamentals Set INPUT SIGNALS toggle switches A and B to HIGH. What is the XOR output logic state? What is the XNOR output logic state? Set INPUT SIGNALS switch A to HIGH and switch B to LOW. What is the XOR output logic state? What is the XNOR output logic state? 88 FACET by Lab-Volt
6 Digital Logic Fundamentals EXCLUSIVE-OR/NOR Gates Set INPUT SIGNALS switch A to LOW and switch B to HIGH. What is the XOR output logic state? What is the XNOR output logic state? Set INPUT SIGNALS switches A and B to LOW. What is the XOR output logic state? What is the XNOR output logic state? FACET by Lab-Volt 89
7 EXCLUSIVE-OR/NOR Gates Digital Logic Fundamentals Based on the truth table, which gate detects input inequality by the output being 1? a. XOR b. XNOR Based on the truth table, which gate detects input equality by the output being logic 1? a. XOR b. XNOR What is the relationship of the XOR output logic state with respect to the XNOR output logic state for the same input conditions? a. They are the same. b. There is no relationship. c. They are complementary. Can either input of the XOR gate be used to lock out the effect on the output by the other input? a. yes b. no 90 FACET by Lab-Volt
8 Digital Logic Fundamentals EXCLUSIVE-OR/NOR Gates CONCLUSION The output of an XOR circuit is high for input conditions of inequality. The output of an XNOR circuit is high for input conditions of equality. The inputs of an exclusive type IC cannot be locked out because all input logic states affect the output state. The outputs of an XOR and XNOR gate are complementary when the input conditions are the same. REVIEW QUESTIONS 1. Which schematic symbol represents an EXCLUSIVE-OR gate? a. (a) b. (b) c. (c) d. (d) 2. Which schematic symbol represents an EXCLUSIVE-NOR gate? a. (a) b. (b) c. (c) d. (d) 3. When the two inputs to an XNOR gate are equal, the output logic state a. is high. b. is low. c. depends on the previous output state. d. cannot be determined. 4. When the two inputs to an XOR gate are not equal, the output logic state a. is high. b. is low. c. depends on the previous output state. d. cannot be determined. 5. In the circuit shown, a. output D is locked out by the action of the pull-up resistor. b. outputs C and D are complementary. c. outputs C and D are in phase. d. outputs C and D are EXCLUSIVE-OR functions of inputs A and B. FACET by Lab-Volt 91
Exercise 2: OR/NOR Logic Functions
Exercise 2: OR/NOR Logic Functions EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine the operation of an OR and a NOR logic gate. You will verify your results by generating
Exercise 1: AND/NAND Logic Functions
Exercise 1: AND/NAND Logic Functions EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine the operation of an AND and a NAND logic gate. You will verify your results
Exercise 1: DC Operation of a NOT and an OR-TIE
Open Collector and Other TTL Gates Digital Logic Fundamentals Exercise 1: DC Operation of a NOT and an OR-TIE EXERCISE OBJECTIVE When you have completed this exercise, you will be able to demonstrate the
Exercise 1: Circuit Block Familiarization
Exercise 1: Circuit Block Familiarization EXERCISE OBJECTIVE When you have completed this exercise, you will be able to locate and identify the circuit blocks and components on the DIGITAL LOGIC FUNDAMENTALS
Exercise 2: Source and Sink Current
Digital Logic Fundamentals Tri-State Output Exercise 2: Source and Sink Current EXERCISE OBJECTIVE When you have completed this exercise, you will be able to demonstrate how a tri-state buffer output can
Exercise 1: Tri-State Buffer Output Control
Exercise 1: Tri-State Buffer Output Control EXERCISE OBJECTIVE When you have completed this exercise, you will be able to demonstrate how the enable and data inputs control the output state of a tri-state
Exercise 2: Current in a Series Resistive Circuit
DC Fundamentals Series Resistive Circuits Exercise 2: Current in a Series Resistive Circuit EXERCISE OBJECTIVE circuit by using a formula. You will verify your results with a multimeter. DISCUSSION Electric
Exercise 3: Ohm s Law Circuit Voltage
Ohm s Law DC Fundamentals Exercise 3: Ohm s Law Circuit Voltage EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine voltage by using Ohm s law. You will verify your
Lab# 13: Introduction to the Digital Logic
Lab# 13: Introduction to the Digital Logic Revision: October 30, 2007 Print Name: Section: In this lab you will become familiar with Physical and Logical Truth tables. As well as asserted high, asserted
Exercise 2: Ohm s Law Circuit Current
Exercise 2: Circuit Current EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine current by using Ohm s law. You will verify your results with a multimeter. DISCUSSION
EXPERIMENT 12: DIGITAL LOGIC CIRCUITS
EXPERIMENT 12: DIGITAL LOGIC CIRCUITS The purpose of this experiment is to gain some experience in the use of digital logic circuits. These circuits are used extensively in computers and all types of electronic
Exercise 1: Inductors
Exercise 1: Inductors EXERCISE OBJECTIVE When you have completed this exercise, you will be able to describe the effect an inductor has on dc and ac circuits by using measured values. You will verify your
Exercise 2: Temperature Measurement
Exercise 2: Temperature Measurement EXERCISE OBJECTIVE When you have completed this exercise, you will be able to explain and demonstrate the use of an RTD in a temperature measurement application by using
TECH 3232 Fall 2010 Lab #1 Into To Digital Circuits. To review basic logic gates and digital logic circuit construction and testing.
TECH 3232 Fall 2010 Lab #1 Into To Digital Circuits Name: Purpose: To review basic logic gates and digital logic circuit construction and testing. Introduction: The most common way to connect circuits
Exercise 3: Voltage in a Series Resistive Circuit
DC Fundamentals Series Resistive Circuits Exercise 3: Voltage in a Series Resistive Circuit EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine the voltage in a series
Exercise 2: Temperature Measurement
Exercise 2: Temperature Measurement EXERCISE OBJECTIVE When you have completed this exercise, you will be able to explain the use of a thermocouple in temperature measurement applications. DISCUSSION the
Schmitt Trigger Inputs, Decoders
Schmitt Trigger, Decoders Page 1 Schmitt Trigger Inputs, Decoders TTL Switching In this lab we study the switching of TTL devices. To do that we begin with a source that is unusual for logic circuits,
The collector terminal is common to the input and output signals and is connected to the dc power supply. Common Collector Circuit
Common Collector Circuit When you have completed this exercise, you will be able to determine the dc operating conditions of a common collector (CC) transistor circuit by using a typical CC circuit. You
Exercise 2: Inductors in Series and in Parallel
Exercise 2: Inductors in Series and in Parallel EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine the total inductance of a circuit containing inductors in series
LOGIC GATES AND LOGIC CIRCUITS A logic gate is an elementary building block of a Digital Circuit. Most logic gates have two inputs and one output.
LOGIC GATES AND LOGIC CIRCUITS A logic gate is an elementary building block of a Digital Circuit. Most logic gates have two inputs and one output. At any given moment, every terminal is in one of the two
Lab Project #2: Small-Scale Integration Logic Circuits
Lab Project #2: Small-Scale Integration Logic Circuits Duration: 2 weeks Weeks of 1/31/05 2/7/05 1 Objectives The objectives of this laboratory project are to design some simple logic circuits using small-scale
Digital Fundamentals. Lab 4 EX-OR Circuits & Combinational Circuit Design
Richland College School of Engineering & Technology Rev. 0 B. Donham Rev. 1 (7/2003) J. Horne Rev. 2 (1/2008) J. Bradbury Digital Fundamentals CETT 1425 Lab 4 EX-OR Circuits & Combinational Circuit Design
4-bit counter circa bit counter circa 1990
Digital Logic 4-bit counter circa 1960 8-bit counter circa 1990 Logic gates Operates on logical values (TRUE = 1, FALSE = 0) NOT AND OR XOR 0-1 1-0 0 0 0 1 0 0 0 1 0 1 1 1 0 0 0 1 0 1 0 1 1 1 1 1 0 0 0
4-bit counter circa bit counter circa 1990
Digital Logic 4-bit counter circa 1960 8-bit counter circa 1990 Logic gates Operates on logical values (TRUE = 1, FALSE = 0) NOT AND OR XOR 0-1 1-0 0 0 0 1 0 0 0 1 0 1 1 1 0 0 0 1 0 1 0 1 1 1 1 1 0 0 0
DIGITAL ELECTRONICS. Methods & diagrams : 1 Graph plotting : - Tables & analysis : - Questions & discussion : 6 Performance : 3
DIGITAL ELECTRONICS Marking scheme : Methods & diagrams : 1 Graph plotting : - Tables & analysis : - Questions & discussion : 6 Performance : 3 Aim: This experiment will investigate the function of the
Exercise 1: AC Waveform Generator Familiarization
Exercise 1: AC Waveform Generator Familiarization EXERCISE OBJECTIVE When you have completed this exercise, you will be able to operate an ac waveform generator by using equipment provided. You will verify
A B. 1 (a) (i) Fig shows the symbol for a circuit component. Fig Name this component. ... [1]
![A B. 1 (a) (i) Fig shows the symbol for a circuit component. Fig Name this component. ... [1]](/thumbs/81/84726679.jpg "A B. 1 (a) (i) Fig shows the symbol for a circuit component. Fig Name this component. ... [1]")
(a) (i) Fig.. shows the symbol for a circuit component. Fig.. Name this component.... [] (ii) In the space below, draw the symbol for a NOT gate. (b) Fig..2 shows a digital circuit. [] C D E Fig..2 Complete
Exercise 3: Power in a Series/Parallel Circuit
DC Fundamentals Power in DC Circuits Exercise 3: Power in a Series/Parallel Circuit EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine the power dissipated in a series/
Schmitt trigger. V I is converted from a sine wave into a square wave. V O switches between +V SAT SAT and is in phase with V I.
When you have completed this exercise, you will be able to operate a sine wave to square wave converter. You will verify your results with an oscilloscope. Schmitt trigger. V I is converted from a sine
1.) If a 3 input NOR gate has eight input possibilities, how many of those possibilities result in a HIGH output? (a.) 1 (b.) 2 (c.) 3 (d.) 7 (e.
Name: Multiple Choice 1.) If a 3 input NOR gate has eight input possibilities, how many of those possibilities result in a HIGH output? (a.) 1 (b.) 2 (c.) 3 (d.) 7 (e.) 8 2.) The output of an OR gate with
2 Logic Gates THE INVERTER. A logic gate is an electronic circuit which makes logic decisions. It has one output and one or more inputs.
2 Logic Gates A logic gate is an electronic circuit which makes logic decisions. It has one output and one or more inputs. THE INVERTER The inverter (NOT circuit) performs the operation called inversion
EK307 Lab 3 Spring Lab Assignment 3 Logic Gates
Lab Assignment 3 Logic Gates Laboratory Goal: To use your existing knowledge of voltage concepts to design simple logic circuits. Learning Objectives: Operation of simple logic gates Suggested Tools: Logic
When you have completed this exercise, you will be able to determine ac operating characteristics of a
When you have completed this exercise, you will be able to determine ac operating characteristics of a multimeter and an oscilloscope. A sine wave generator connected between the transistor base and ground
This transistor circuit has a voltage divider circuit with an emitter resistor for bias stability.
When you have completed this exercise, you will be able to describe the temperature effects on a voltage divider bias circuit by using a typical transistor circuit. You will verify your results with a
When you have completed this exercise, you will be able to determine the ac operating characteristics of
When you have completed this exercise, you will be able to determine the ac operating characteristics of multimeter and an oscilloscope. A sine wave generator connected between the transistor and ground
Gates and Circuits 1
1 Gates and Circuits Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors Combine basic gates into circuits Describe the behavior
Exercise 1: Series RLC Circuits
RLC Circuits AC 2 Fundamentals Exercise 1: Series RLC Circuits EXERCISE OBJECTIVE When you have completed this exercise, you will be able to analyze series RLC circuits by using calculations and measurements.
Exercise 1: The Rheostat
Potentiometers and Rheostats DC Fundamentals Exercise 1: The Rheostat EXERCISE OBJECTIVE When you have completed this exercise, you will be able to vary current by using a rheostat. You will verify your
An input resistor suppresses noise and stray pickup developed across the high input impedance of the op amp.
When you have completed this exercise, you will be able to operate a voltage follower using dc voltages. You will verify your results with a multimeter. O I The polarity of V O is identical to the polarity
Exercise 1: The DC Ammeter
Exercise 1: The DC Ammeter EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine current by using a basic meter movement. You will verify ammeter operation by measuring
In this experiment you will study the characteristics of a CMOS NAND gate.
Introduction Be sure to print a copy of Experiment #12 and bring it with you to lab. There will not be any experiment copies available in the lab. Also bring graph paper (cm cm is best). Purpose In this
Chapter 6 Digital Circuit 6-6 Department of Mechanical Engineering
MEMS1082 Chapter 6 Digital Circuit 6-6 TTL and CMOS ICs, TTL and CMOS output circuit When the upper transistor is forward biased and the bottom transistor is off, the output is high. The resistor, transistor,
Gates and and Circuits
Chapter 4 Gates and Circuits Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors Combine basic gates into circuits Describe the
PS 12b Lab 1c IV Curves
Names: 1.) 2.) 3.) PS 12b Lab 1c IV Curves Learning Goal: Understand I- V curves for ohmic and non- ohmic devices (light bulb, resistor, Light Emitting Diode (LED), and Thermistor. Work with a Field Effect
Lecture 15 Analysis of Combinational Circuits
Lecture 15 Analysis of Combinational Circuits Designing Combinational Logic Circuits A logic circuit having 3 inputs, A, B, C will have its output HIGH only when a majority of the inputs are HIGH. Step
Experiment # 3 Combinational Circuits (I) Binary Addition and Subtraction
Experiment # 3 Combinational Circuits (I) Binary Addition and Subtraction Objectives: 1. To study adder and subtractor circuits using logic gates. 2. To construct and test various adders and subtractor
CSE208W Lecture #1 Notes Barry E. Mapen
CSE208W Lecture #1 Notes Barry E. Mapen Parts Kit Before we start, let s take a look at the parts kit. Open you kit when you have some time and start to learn what the pieces are inside of that kit. Be
using dc inputs. You will verify circuit operation with a multimeter.
Op Amp Fundamentals using dc inputs. You will verify circuit operation with a multimeter. FACET by Lab-Volt 77 Op Amp Fundamentals O circuit common. a. inverts the input voltage polarity. b. does not invert
ELECTROVATE. Electromania Problem Statement Discussion
ELECTROVATE Electromania Problem Statement Discussion An Competition Basic Circuiting What is Electromania? Innovation Debugging Lets Revise the Basics Electronics Digital Analog Digital Electronics Similar
Figure 1: Basic Relationships for a Comparator. For example: Figure 2: Example of Basic Relationships for a Comparator
Cornerstone Electronics Technology and Robotics I Week 16 Voltage Comparators Administration: o Prayer Robot Building for Beginners, Chapter 15, Voltage Comparators: o Review of Sandwich s Circuit: To
Digital Electronics Course Objectives
Digital Electronics Course Objectives In this course, we learning is reported using Standards Referenced Reporting (SRR). SRR seeks to provide students with grades that are consistent, are accurate, and
COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design
PH-315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits
Project Board Game Counter: Digital
Project 1.3.3 Board Game Counter: Digital Introduction Just a few short weeks ago, most of you knew little or nothing about digital electronics. Now you are about to build and simulate a complete design.
Introduction to Electronics. Dr. Lynn Fuller
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Introduction to Electronics Dr. Lynn Fuller Webpage: http://www.rit.edu/~lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035
Logic diagram: a graphical representation of a circuit
LOGIC AND GATES Introduction to Logic (1) Logic diagram: a graphical representation of a circuit Each type of gate is represented by a specific graphical symbol Truth table: defines the function of a gate
Experiment # 2 The Voting Machine
Experiment # 2 The Voting Machine 1. Synopsis: In this lab we will build a simple logic circuit of a voting machine using TTL gates using integrated circuits that contain one or more gates packaged inside.
3.1 There are three basic logic functions from which all circuits can be designed: NOT (invert), OR, and
EE 2449 Experiment 3 Jack Levine and Nancy Warter-Perez, Revised 6/12/17 CALIFORNIA STATE UNIVERSITY LOS ANGELES Department of Electrical and Computer Engineering EE-2449 Digital Logic Lab EXPERIMENT 3
ENG 100 Electric Circuits and Systems Lab 6: Introduction to Logic Circuits
ENG 100 Electric Circuits and Systems Lab 6: Introduction to Logic Circuits Professor P. Hurst Lecture 5:10p 6:00p TR, Kleiber Hall Lab 2:10p 5:00p F, 2161 Kemper Hall LM741 Operational Amplifier Courtesy
UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC 180A DIGITAL SYSTEMS I Winter 2015
UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering EEC 180A DIGITAL SYSTEMS I Winter 2015 LAB 2: INTRODUCTION TO LAB INSTRUMENTS The purpose of this lab is to introduce the
Lab 2: Combinational Circuits Design
Lab : Combinational Circuits Design PURPOSE: The purpose of this laboratory assignment is to investigate the design of combinational circuits using SSI circuits and basic logic gates such as ANDs, ORs,
Exercise 1: Touch and Position Sensing
Exercise 1: Touch and Position Sensing EXERCISE OBJECTIVE When you have completed this exercise, you will be able to describe and demonstrate the use of a capacitance sensor as a touch sensor and a position
BMC040. Dual Logic. Last updated
BMC040. Dual Logic. Last updated 2-1-2016 If you have any questions, or need help trouble shooting, please e-mail Michael@Bartonmusicalcircuits.com I Overview/Features II Schematic III Construction A.Parts
Department of Electrical and Electronics Engineering Logic Circuits Laboratory EXPERIMENT-1 BASIC GATE CIRCUITS
1.1 Preliminary Study Simulate experiment using an available tool and prepare the preliminary report. 1.2 Aim of the Experiment Implementation and examination of logic gate circuits and their basic operations.
Chapter 1: Digital logic
Chapter 1: Digital logic I. Overview In PHYS 252, you learned the essentials of circuit analysis, including the concepts of impedance, amplification, feedback and frequency analysis. Most of the circuits
UNIVERSITI MALAYSIA PERLIS
UNIVERSITI MALAYSIA PERLIS DIGITAL SYSTEM I (DKT122) LAB 2: LOGIC GATE QUESTION & ANSWER SHEET REPORT MOHAMAD RIZAL BIN ABDUL REJAB SITI ZARINA BINTI MD NAZIRI & SPECIAL THANKS TO : ZULKIFLI HUSIN MOHAMMAD
Function Table of an Odd-Parity Generator Circuit
Implementation of an Odd-Parity Generator Circuit The first step in implementing any circuit is to represent its operation in terms of a Truth or Function table. The function table for an 8-bit data as
Exercise 2: FM Detection With a PLL
Phase-Locked Loop Analog Communications Exercise 2: FM Detection With a PLL EXERCISE OBJECTIVE When you have completed this exercise, you will be able to explain how the phase detector s input frequencies
Total No. of Questions : 40 ] [ Total No. of Printed Pages : 7. March, Time : 3 Hours 15 Minutes ] [ Max. Marks : 90
![Total No. of Questions : 40 ] [ Total No. of Printed Pages : 7. March, Time : 3 Hours 15 Minutes ] [ Max. Marks : 90](/thumbs/93/111664408.jpg "Total No. of Questions : 40 ] [ Total No. of Printed Pages : 7. March, Time : 3 Hours 15 Minutes ] [ Max. Marks : 90")
Code No. 40 Total No. of Questions : 40 ] [ Total No. of Printed Pages : 7 March, 2009 ELECTRONICS Time : 3 Hours 15 Minutes ] [ Max. Marks : 90 Note : i) The question paper has four Parts A, B, C & D.
Logic Symbols with Truth Tables INVERTER A B NAND A B C NOR C A B A B C XNOR A B C A B Digital Logic 1
Slide Logic Symbols with Truth Tables UFFER INVERTER ND NND OR NOR XOR XNOR 6.7 Digital Logic Digital logic can be described in terms of standard logic symbols and their corresponding truth tables. The
B.E. SEMESTER III (ELECTRICAL) SUBJECT CODE: X30902 Subject Name: Analog & Digital Electronics
B.E. SEMESTER III (ELECTRICAL) SUBJECT CODE: X30902 Subject Name: Analog & Digital Electronics Sr. No. Date TITLE To From Marks Sign 1 To verify the application of op-amp as an Inverting Amplifier 2 To
Basic Logic Circuits
Basic Logic Circuits Required knowledge Measurement of static characteristics of nonlinear circuits. Measurement of current consumption. Measurement of dynamic properties of electrical circuits. Definitions
QUIZ. What do these bits represent?
QUIZ What do these bits represent? 1001 0110 1 QUIZ What do these bits represent? Unsigned integer: 1101 1110 Signed integer (2 s complement): Fraction: IBM 437 character: Latin-1 character: Huffman-compressed
Revised: Summer 2010
EE 2274 PRE-LAB EXPERIMENT 5 DIODE OR GATE & CLIPPING CIRCUIT COMPLETE PRIOR TO COMING TO LAB Part I: 1. Design a diode, Figure 1 OR gate in which the maximum input current,, Iin is less than 5mA. Show
Multiple input gates. The AND gate
Multiple input gates Inverters and buffers exhaust the possibilities for single-input gate circuits. What more can be done with a single logic signal but to buffer it or invert it? To explore more logic
Chapter 4 Logic Functions and Gates
Chapter 4 Logic Functions and Gates CHPTER OJECTIVES Upon successful completion of this chapter, you will be able to: Describe the basic logic functions: ND, OR, and NOT. Draw simple switch circuits to
EGCP 1010 Digital Logic Design (DLD) Laboratory #1
EGCP 1010 Digital Logic Design (DLD) Laboratory #1 Introduction to the DLD Laboratory Prepared By: Alex Laird on September 12, 2007 Lab Partner: None Objective: The goal of this laboratory is to teach
Digital Fundamentals
Digital Fundamentals Tenth Edition Floyd hapter 5 Floyd, Digital Fundamentals, th ed 28 Pearson Education 29 Pearson Education, Upper Saddle River, NJ 7458. ll Rights Reserved ombinational Logic ircuits
Lab #10: Finite State Machine Design
Lab #10: Finite State Machine Design Zack Mattis Lab: 3/2/17 Report: 3/14/17 Partner: Brendan Schuster Purpose In this lab, a finite state machine was designed and fully implemented onto a protoboard utilizing
Simple Circuits Experiment
Physics 8.02T 1 Fall 2001 Simple Circuits Experiment Introduction Our world is filled with devices that contain electrical circuits in which various voltage sources cause currents to flow. We use radios,
Combinational logic. ! Regular logic: multiplexers, decoders, LUTs and FPGAs. ! Switches, basic logic and truth tables, logic functions
Combinational logic! Switches, basic logic and truth tables, logic functions! Algebraic expressions to gates! Mapping to different gates! Discrete logic gate components (used in labs and 2)! Canonical
Name EGR 2131 Lab #2 Logic Gates and Boolean Algebra Objectives Equipment and Components Part 1: Reading Pin Diagrams 7400 (TOP VIEW)
Name EGR 23 Lab #2 Logic Gates and Boolean Algebra Objectives ) Become familiar with common logic-gate chips and their pin numbers. 2) Using breadboarded chips, investigate the behavior of NOT (Inverter),
o What happens if S1 and S2 or S3 and S4 are closed simultaneously? o Perform Motor Control, H-Bridges LAB 2 H-Bridges with SPST Switches
Cornerstone Electronics Technology and Robotics II H-Bridges and Electronic Motor Control 4 Hour Class Administration: o Prayer o Debriefing Botball competition Four States of a DC Motor with Terminals
;UsetJand : Llto Record the truth. LAB EXERCISE 6.1 Binary Adders. Materials. Procedure
In this lab' exercise you will learn to implement binary adders. You will learn about the half-adder and the full-adder. I. LAB EXERCISE 6.1 Binary Adders Objectiv~s LD-2 Logic Designer Materials 74L586
Exercise 2: Collector Current Versus Base Current
Exercise 2: Collector Current Versus Base Current EXERCISE OBJECTIVE When you have completed this exercise, you will be able to demonstrate the relationship of collector current to base current by using
Odd-Prime Number Detector The table of minterms is represented. Table 13.1
Odd-Prime Number Detector The table of minterms is represented. Table 13.1 Minterm A B C D E 1 0 0 0 0 1 3 0 0 0 1 1 5 0 0 1 0 1 7 0 0 1 1 1 11 0 1 0 1 1 13 0 1 1 0 1 17 1 0 0 0 1 19 1 0 0 1 1 23 1 0 1
Exercise 2: Q and Bandwidth of a Series RLC Circuit
Series Resonance AC 2 Fundamentals Exercise 2: Q and Bandwidth of a Series RLC Circuit EXERCISE OBJECTIVE When you have completed this exercise, you will be able to calculate the bandwidth and Q of a series
ELEC 2210 EXPERIMENT 12 NMOS Logic
ELEC 2210 EXPERIMENT 12 NMOS Logic Objectives: The experiments in this laboratory exercise will provide an introduction to NMOS logic. You will use the Bit Bucket breadboarding system to build and test
Introduction to Pspice
1. Objectives Introduction to Pspice The learning objectives for this laboratory are to give the students a brief introduction to using Pspice as a tool to analyze circuits and also to demonstrate the
Chapter 4 Combinational Logic Circuits
Chapter 4 Combinational Logic Circuits Chapter 4 Objectives Selected areas covered in this chapter: Converting logic expressions to sum-of-products expressions. Boolean algebra and the Karnaugh map as
Some frequently used transistor parameter symbols and their meanings are given here.
When you have completed this exercise, you will be familiar with several transistor parameter symbols. You will verify your knowledge with a list of common transistor parameter symbols and meanings. Some
UNIT E1 (Paper version of on-screen assessment) A.M. WEDNESDAY, 8 June hour
Candidate Name GCSE 46/0 Centre Number Candidate Number 0 ELECTRONICS UNIT E (Paper version of on-screen assessment) A.M. WEDNESDAY, 8 June 20 hour For s use 46 0000 Total Mark ADDITIONAL MATERIALS Information
Lab 2 Revisited Exercise
Lab 2 Revisited Exercise +15V 100k 1K 2N2222 Wire up led display Note the ground leads LED orientation 6.091 IAP 2008 Lecture 3 1 Comparator, Oscillator +5 +15 1k 2 V- 7 6 Vin 3 V+ 4 V o Notice that power
*X025/11/01* X025/11/01 ELECTRONIC AND ELECTRICAL FUNDAMENTALS INTERMEDIATE 2 NATIONAL QUALIFICATIONS 2015 WEDNESDAY, 3 JUNE 9.00 AM 11.
X05//0 NATIONAL QUALIFICATIONS 05 WEDNESDAY, JUNE 9.00 AM.0 AM ELECTRONIC AND ELECTRICAL FUNDAMENTALS INTERMEDIATE 00 marks are allocated to this paper. Answer all questions in Section A (50 marks). Answer
1. LINEAR WAVE SHAPING
Aim: 1. LINEAR WAVE SHAPING i) To design a low pass RC circuit for the given cutoff frequency and obtain its frequency response. ii) To observe the response of the designed low pass RC circuit for the
EXPERIMENT 5 Basic Digital Logic Circuits
ELEC 2010 Laborator Manual Eperiment 5 PRELAB Page 1 of 8 EXPERIMENT 5 Basic Digital Logic Circuits Introduction The eperiments in this laborator eercise will provide an introduction to digital electronic
ELECTRICAL ENGINEERING - TEACHER MODULE 1 LOGIC GATES
Revision: 02/16/01 SUMMER INSTITUTE FOR ENGINEERING AND TECHNOLOGY EDUCATION ELECTRICAL ENGINEERING - TEACHER MODULE 1 LOGIC GATES CONCEPT This unit will introduce you to logic gates and truth tables.
University of Technology
University of Technology Lecturer: Dr. Sinan Majid Course Title: microprocessors 4 th year Lecture 7 & 8 NAND and XOR Implementations Combinational Design Procedure NAND-NAND & NOR-NOR Networks DeMorgan
TTL LOGIC and RING OSCILLATOR TTL
ECE 2274 TTL LOGIC and RING OSCILLATOR TTL We will examine two digital logic inverters. The first will have a passive resistor pull-up output stage. The second will have an active transistor and current
Chapter 4 Combinational Logic Circuits
Chapter 4 Combinational Logic Circuits Chapter 4 Objectives Selected areas covered in this chapter: Converting logic expressions to sum-of-products expressions. Boolean algebra and the Karnaugh map as
Lab 10. Magnetic-Levitation Controller
Lab 10. Magnetic-Levitation Controller INTRODUCTION In this lab you will build a 5 op-amp module magnetic levitation controller. Many ideas and concepts from previous labs will be incorporated in this