Lab Project #2: Small-Scale Integration Logic Circuits

Size: px
Start display at page:

Download "Lab Project #2: Small-Scale Integration Logic Circuits"

Transcription

1 Lab Project #2: Small-Scale Integration Logic Circuits Duration: 2 weeks Weeks of 1/31/05 2/7/05 1 Objectives The objectives of this laboratory project are to design some simple logic circuits using small-scale integration (SSI) logic chips from the 74xx family. You will also investigate and demonstrate some of the input-output electrical characteristics of these gates. You will have the opportunity to physically measure some of the parameters of these devices and compare them to specified values on the device data sheets. Another objective is to become familiar with the multimeter, the oscilloscope, and the PencilBox Logic Designer. 2 Background An integrated circuit (IC) chip can come in several different types of packages. Figure 1 below shows the physical package outline and pin numbers for a 14-pin dual-inline pin (DIP) package. The 74LS86 is a quad 2-input exclusive OR gate. Refer to the attached copy of the data sheet for the SN74LS Figure 1 Physical dimensions of a 14-pin small scale integration (SSI) chip. 8 9 Other chips in the 7400-series 1 implement other logic functions such as AND, OR, and NOT. For example, a 7404 implements the NOT function, a 7408 implements the AND function, and a 7432 implements the OR function. Usually, we can think of digital circuits as implementing ideal Boolean functions, with signal values being either abstract 0 s or 1 s. However, sometimes we need to be concerned with electrical details, and be aware of the actual s and s for the inputs and outputs of these devices (Figure 2). Source (gates or devices that are driving) V IN, I IN Digital Logic Gate V OUT, I OUT Load (gates or devices to be driven) Figure 2 Voltage and interfaces for digital logic gates. 1 The prefix 74 indicates a commercial product, whereas a prefix of 54 would indicate a chip that is functionally equivalent except that it meets military specifications. 1

2 The definitions of and electrical parameters are given in Table 1. All parameters (except for the propagation delay parameters) refer to steady-state, or DC, operation. Table 1 Electrical Parameters of Digital Devices Symbol Name Definition V IHmin V ILmax V OHmin V OLmax I IHmax I OHmax I ILmax I OLmax t PLH t PHL High-level input Low-level input High-level output Low-level output High-level input High-level output Low-level input Low-level output Propagation delay time, low-to-high output Propagation delay time, high-to-low output The minimum input to a logic element such that it will recognize it as a logic high. The maximum input to a logic element such that it will recognize it as a logic low. The minimum output in the high state. If the device is supposed to be outputting a logic high, the output is guaranteed to be this value or higher. The maximum output in the low state. If the device is supposed to be outputting a logic low, the output is guaranteed to be this value or lower. The maximum into 1 an input when a high level is applied to that input. The maximum into 1 an output when the device is outputting a logic high. The maximum into 1 an input when a low level is applied to that input. The maximum into 1 an output when the device is outputting a logic low. The time for a change in the input signal to propagate across to the output signal 2, where the output is changing from the low level to the high level. The time for a change in the input signal to propagate across to the output signal 2, where the output is changing from the high level to the low level. Notes: 1. By convention, flowing into a device is always positive; flowing out is negative. 2. Propagation delay time reference points are typically specified to be the point where the crosses the 50% or midway value from high level to low level, or vice versa. Every digital IC has a data sheet that gives not only its pinouts and a description of its function, but a specification of its electrical parameters, including those above. For example, the data sheet for the 74LS86 gives a value of 2.0 volts for V IHmin, and 0.8 for V ILmax. Notes on workmanship: It is a good idea to practice good workmanship when wiring up circuits in this lab. Cut wires to as short as needed and have them lay flat on the board. This will not only make your life easier when debugging your circuit, but also limit the effects of stray capacitance and inductance when we are working with high speed circuits. Use a consistent color scheme for wires - red for +5V, black for ground, and other colors for other signals. We will take off for excessively shoddy workmanship! Other notes: Handle IC s with care to avoid destruction due to electrostatic discharge (ESD) - keep IC s in electrostatic foam whenever possible, keep yourself grounded when handling them, and don t touch the pins. This is especially important in cold weather when the air is very dry. Have power off when wiring up circuits, and double check your wiring before turning power on. 2

3 3 Tasks 3.1 Introduction to Lab Equipment 1. Using the multimeter, test the potentiometer and identify leads. Draw a schematic of the potentiometer. 2. Use the oscilloscope to display the 1 KHz clock signal from the PencilBox. Refer to the oscilloscope manual and the PencilBox manual as necessary. Record the actual frequency as measured by the oscilloscope. 3.2 Design of Logic Circuits Using SSI Components Consider the circuit in the figure below. Note that each gate is labeled with its IC type (e.g., 74LS86), pin numbers, and reference designators, or unit numbers. The schematic diagram shows that the two XOR gates reside on the same IC chip (U1). Figure 3 XOR parity circuit. 1. Analyze the circuit and write the truth table for F(A,B,C). In digital vocabulary, the word parity means whether the number of ones is even or odd. Why is this circuit called a parity circuit? 2. Extend the circuit above to show four XOR gates linked together. There should be 5 input signals (A, B, C, D, E), and one output signal F. Draw the circuit, indicating IC type, pin numbers, and unit numbers. What does this circuit do, in terms of parity? 3. Implement this circuit on the Pencilbox. Input signals will come from the switches on the Pencilbox, and output signals will go to the LEDs. Show it to the TA and get his or her approval before turning on power. Note that the logic chip must be supplied with power (+5V) and ground. Tie any unused inputs to low (ground). Demonstrate your circuit to the TA when it is working. 3.3 Electrical Properties Propagation Delay For this section, use the 5-bit parity circuit that you designed above, containing four XOR gates chained together. Connect the Pencilbox clock signal to signal A, leaving switches connected to the other inputs. 1. Using the oscilloscope, measure the propagation delay from input A to the output F. You will have to display two channels on the oscilloscope simultaneously. 2. The propagation delay for the entire circuit is the sum of the delays through each of the four XOR gates. Estimate the propagation delay for a single XOR gate by dividing your result by four. Is your result within the allowable times as indicated on the data sheet? 3

4 3.4 Electrical Properties Input Voltage Levels In this section, you will analyze the actual input s of the 74LS86, and compare them to the values on the datasheet. 1. Using a single XOR gate, design a circuit to implement a NOT function. The circuit should have a single input A and a single output F. Connect the potentiometer to the input A in such a way that it allows you to vary the input to A, between 0 volts and 5 volts. The input can be measured with the multimeter. Draw the schematic, and check it with the T.A. before proceeding. Hook up the circuit and verify that it performs the NOT function. With the potentiometer set to provide an input signal with 0 volts, the output should be a logic high. When the input signal is +5 volts, the output should be a logic low. 2. What is the actual minimum input to your IC such that it recognizes it as a valid logic "high" (meaning that the output of the NOT gate is a logic low )? Compare this to the value on the datasheet your minimum should be at least as good as the specified value (it should be equal or less than V IHmin ). 3. What is the actual maximum input to your IC such that it recognizes it as a valid logic "low" (meaning that the output of the NOT gate is a logic high )? Compare this to the value on the datasheet your maximum should be at least as good as the specified value (it should be equal or greater than V ILmax ). 3.5 Electrical Properties Output Voltage and Current In this section, you will analyze the actual output and of the 74LS86, and compare them to the values on the datasheet. Note: Be especially careful in this section! Do not allow the into or out of the output to exceed 25 ma, or the part may be destroyed! Consider the circuit below, that has a variable resistor connected to the output of an XOR gate. An ammeter is connected so as to measure the into or out of the output. By varying the value of the resistor, you vary the load on the output. Figure 4 Circuit to measure output, when output is a logic high. Hook up the circuit above, and check it with the T.A. before turning power on. 1. Plot a few values of the output as a function of output, between 0 and 4 ma. On the datasheet, note the value for V OH. This says that the output at I OH = -0.4 ma should be a minimum of 2.7 V. Compare your value of the output at this. Is it at least 2.7 V? 4

5 Modify the circuit to measure output with the output at a logic low. Check it with the TA before turning power on. 2. Plot a few values of the output as a function of output, between 0 and 12 ma. On the datasheet, note the two values for V OL. Compare your values of the output at these two s. Are they within the specified values on the datasheet? 4 Additional Questions to Answer Answer the following additional questions in your report. Ask the TA or lab instructor for help if needed. 1. There are many IC s in the 74xx series, with many possible different functions. Look up the 74LS27, describe its function, and say how you found it. You can check the data books in the lab or check on the internet. You can search the "chip directory" (see link on the course web page) or a semiconductor manufacturer like Texas Instruments. 2. If you were designing a little circuit to go in your car that would display the temperature outside, would you use 74xx series parts or 54xx series parts, and why? 3. If you want to drive a light emitting diode (LED) with the output of a digital gate, you can either connect it to ground or to logic high through a resistor, as shown below. An LED requires 5 or 10 ma to be adequately illuminated. Why is the resistor necessary? Which of the two configurations would be better for the 74LS86? Figure 5 Driving an LED with a digital gate. Note that if have a device that draws a lot of, you cannot drive it directly from a digital output. For example, most DC motors (even small ones) will draw a minimum of hundreds of milliamps. You will need a separate driver circuit such as a power transistor. The digital output can control the power transistor, which can then drive the motor. 4. The instructions in this lab said to tie unused inputs to ground why? Should you tie unused outputs to ground why or why not? 5

Classification of Digital Circuits

Classification of Digital Circuits Classification of Digital Circuits Combinational logic circuits. Output depends only on present input. Sequential circuits. Output depends on present input and present state of the circuit. Combinational

More information

EXPERIMENT 12: DIGITAL LOGIC CIRCUITS

EXPERIMENT 12: DIGITAL LOGIC CIRCUITS EXPERIMENT 12: DIGITAL LOGIC CIRCUITS The purpose of this experiment is to gain some experience in the use of digital logic circuits. These circuits are used extensively in computers and all types of electronic

More information

ECE 3160 DIGITAL SYSTEMS LABORATORY

ECE 3160 DIGITAL SYSTEMS LABORATORY ECE 3160 DIGITAL SYSTEMS LABORATORY Experiment 2 Voltage and Current Characteristics of HC Device Electronics Reference: Wakerly chapter 3. Objectives: 1. To measure certain performance and voltage/current

More information

Basic Characteristics of Digital ICs

Basic Characteristics of Digital ICs ECEN202 Section 2 Characteristics of Digital IC s Part 1: Specification of characteristics An introductory look at digital IC s: Logic families Basic construction and operation Operating characteristics

More information

2 A Simple Logic Gate

2 A Simple Logic Gate 2 Simple ogic Gate This experiment introduces the student to a simple logic element, an inverter, contained in a 14 Dual-in-line (DIP) package. The student will use equipment skills learned in the first

More information

Digital Circuits and Operational Characteristics

Digital Circuits and Operational Characteristics Digital Circuits and Operational Characteristics 1. DC Supply Voltage TTL based devices work with a dc supply of +5 Volts. TTL offers fast switching speed, immunity from damage due to electrostatic discharges.

More information

Exercise 1: AND/NAND Logic Functions

Exercise 1: AND/NAND Logic Functions Exercise 1: AND/NAND Logic Functions EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine the operation of an AND and a NAND logic gate. You will verify your results

More information

Practice Homework Problems for Module 1

Practice Homework Problems for Module 1 Practice Homework Problems for Module 1 1. Unsigned base conversions (LO 1-1). (a) (2C9E) 16 to base 2 (b) (1101001) 2 to base 10 (c) (1101001) 2 to base 16 (d) (8576) 10 to base 16 (e) (A27F) 16 to base

More information

Experiment # 2 The Voting Machine

Experiment # 2 The Voting Machine Experiment # 2 The Voting Machine 1. Synopsis: In this lab we will build a simple logic circuit of a voting machine using TTL gates using integrated circuits that contain one or more gates packaged inside.

More information

Digital logic families

Digital logic families Digital logic families Digital logic families Digital integrated circuits are classified not only by their complexity or logical operation, but also by the specific circuit technology to which they belong.

More information

Exercise 1: EXCLUSIVE OR/NOR Gate Functions

Exercise 1: EXCLUSIVE OR/NOR Gate Functions EXCLUSIVE-OR/NOR Gates Digital Logic Fundamentals Exercise 1: EXCLUSIVE OR/NOR Gate Functions EXERCISE OBJECTIVE When you have completed this exercise, you will be able to demonstrate the operation of

More information

E85: Digital Design and Computer Architecture

E85: Digital Design and Computer Architecture E85: Digital Design and Computer Architecture Lab 1: Electrical Characteristics of Logic Gates Objective The purpose of this lab is to become comfortable with logic gates as physical objects, to interpret

More information

Exercise 2: OR/NOR Logic Functions

Exercise 2: OR/NOR Logic Functions Exercise 2: OR/NOR Logic Functions EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine the operation of an OR and a NOR logic gate. You will verify your results by generating

More information

Schmitt Trigger Inputs, Decoders

Schmitt Trigger Inputs, Decoders Schmitt Trigger, Decoders Page 1 Schmitt Trigger Inputs, Decoders TTL Switching In this lab we study the switching of TTL devices. To do that we begin with a source that is unusual for logic circuits,

More information

Experiment 5: Basic Digital Logic Circuits

Experiment 5: Basic Digital Logic Circuits ELEC 2010 Laboratory Manual Experiment 5 In-Lab Procedure Page 1 of 5 Experiment 5: Basic Digital Logic Circuits In-Lab Procedure and Report (30 points) Before starting the procedure, record the table

More information

TECH 3232 Fall 2010 Lab #1 Into To Digital Circuits. To review basic logic gates and digital logic circuit construction and testing.

TECH 3232 Fall 2010 Lab #1 Into To Digital Circuits. To review basic logic gates and digital logic circuit construction and testing. TECH 3232 Fall 2010 Lab #1 Into To Digital Circuits Name: Purpose: To review basic logic gates and digital logic circuit construction and testing. Introduction: The most common way to connect circuits

More information

Name EGR 2131 Lab #2 Logic Gates and Boolean Algebra Objectives Equipment and Components Part 1: Reading Pin Diagrams 7400 (TOP VIEW)

Name EGR 2131 Lab #2 Logic Gates and Boolean Algebra Objectives Equipment and Components Part 1: Reading Pin Diagrams 7400 (TOP VIEW) Name EGR 23 Lab #2 Logic Gates and Boolean Algebra Objectives ) Become familiar with common logic-gate chips and their pin numbers. 2) Using breadboarded chips, investigate the behavior of NOT (Inverter),

More information

Lecture 15 Analysis of Combinational Circuits

Lecture 15 Analysis of Combinational Circuits Lecture 15 Analysis of Combinational Circuits Designing Combinational Logic Circuits A logic circuit having 3 inputs, A, B, C will have its output HIGH only when a majority of the inputs are HIGH. Step

More information

Microcontroller Systems. ELET 3232 Topic 13: Load Analysis

Microcontroller Systems. ELET 3232 Topic 13: Load Analysis Microcontroller Systems ELET 3232 Topic 13: Load Analysis 1 Objective To understand hardware constraints on embedded systems Define: Noise Margins Load Currents and Fanout Capacitive Loads Transmission

More information

Department of EECS. University of California, Berkeley. Logic gates. September 1 st 2001

Department of EECS. University of California, Berkeley. Logic gates. September 1 st 2001 Department of EECS University of California, Berkeley Logic gates Bharathwaj Muthuswamy and W. G. Oldham September 1 st 2001 1. Introduction This lab introduces digital logic. You use commercially available

More information

DO NOT COPY DO NOT COPY DO NOT COPY

DO NOT COPY DO NOT COPY DO NOT COPY Section 3.8 CMOS Logic Families 133 We ll have more to say about CMOS/TTL interfacing in Section 3.12. For now, it is useful simply to note that HC and HCT are essentially identical in their output specifications;

More information

Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates

Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates Learning Outcome: an ability to analyze and design CMOS logic gates Learning Objectives: 1-1. convert numbers from one base (radix) to another:

More information

In this experiment you will study the characteristics of a CMOS NAND gate.

In this experiment you will study the characteristics of a CMOS NAND gate. Introduction Be sure to print a copy of Experiment #12 and bring it with you to lab. There will not be any experiment copies available in the lab. Also bring graph paper (cm cm is best). Purpose In this

More information

Lab 2: Combinational Circuits Design

Lab 2: Combinational Circuits Design Lab : Combinational Circuits Design PURPOSE: The purpose of this laboratory assignment is to investigate the design of combinational circuits using SSI circuits and basic logic gates such as ANDs, ORs,

More information

Experiment # 1 Introduction to Lab Equipment

Experiment # 1 Introduction to Lab Equipment Experiment # 1 Introduction to Lab Equipment 1. Synopsis: In this introductory lab, we will review the basic concepts of digital logic design and learn how to use the equipment available in the laboratory.

More information

FAMILIARIZATION WITH DIGITAL PULSE AND MEASUREMENTS OF THE TRANSIENT TIMES

FAMILIARIZATION WITH DIGITAL PULSE AND MEASUREMENTS OF THE TRANSIENT TIMES EXPERIMENT 1 FAMILIARIZATION WITH DIGITAL PULSE AND MEASUREMENTS OF THE TRANSIENT TIMES REFERENCES Analysis and Design of Digital Integrated Circuits, Hodges and Jackson, pages 6-7 Experiments in Microprocessors

More information

Low Power Quint 2-Input OR/NOR Gate

Low Power Quint 2-Input OR/NOR Gate Low Power Quint 2-Input OR/NOR Gate General Description The is a monolithic quint 2-input OR/NOR gate with common enable. All inputs have 50 kω pull-down resistors and all outputs are buffered. Ordering

More information

ECE 301 Digital Electronics

ECE 301 Digital Electronics ECE 301 Digital Electronics Constraints in Logic Circuit Design (Lecture #14) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design, 6 th Edition, by Roth and

More information

Bring your textbook to lab.

Bring your textbook to lab. Bring your textbook to lab. Electrical & Computer Engineering Department ECE 2100 Experiment No. 11 Introduction to MOSFET Transistors A. Stolp, 4/3/01 rev,4/6/03 Minimum required points = 46 Recommend

More information

Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates

Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates Learning Outcome: an ability to analyze and design CMOS logic gates Learning Objectives: 1-1. convert numbers from one base (radix) to another:

More information

LM555 and LM556 Timer Circuits

LM555 and LM556 Timer Circuits LM555 and LM556 Timer Circuits LM555 TIMER INTERNAL CIRCUIT BLOCK DIAGRAM "RESET" And "CONTROL" Input Terminal Notes Most of the circuits at this web site that use the LM555 and LM556 timer chips do not

More information

FET Driver, Load, and Switch Circuits

FET Driver, Load, and Switch Circuits Laboratory-4 FET Driver, Load, and Switch Circuits Introduction Precautions The objectives of this experiment are to observe the operating characteristics of inverter circuits which use JFETs and MOSFETs

More information

ENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS

ENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS ENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS OBJECTIVES : 1. To interpret data sheets supplied by the manufacturers

More information

Basic Logic Circuits

Basic Logic Circuits Basic Logic Circuits Required knowledge Measurement of static characteristics of nonlinear circuits. Measurement of current consumption. Measurement of dynamic properties of electrical circuits. Definitions

More information

DIGITAL ELECTRONICS. Methods & diagrams : 1 Graph plotting : - Tables & analysis : - Questions & discussion : 6 Performance : 3

DIGITAL ELECTRONICS. Methods & diagrams : 1 Graph plotting : - Tables & analysis : - Questions & discussion : 6 Performance : 3 DIGITAL ELECTRONICS Marking scheme : Methods & diagrams : 1 Graph plotting : - Tables & analysis : - Questions & discussion : 6 Performance : 3 Aim: This experiment will investigate the function of the

More information

EECE 143 Lecture 0: Intro to Digital Laboratory

EECE 143 Lecture 0: Intro to Digital Laboratory EECE 143 Lecture 0: Intro to Digital Laboratory Syllabus * Class Notes Laboratory Equipment Experiment 0 * Experiment 1 Introduction Instructor Information: Mr. J. Christopher Perez Room: Haggerty Engineering,

More information

Computer-Based Project on VLSI Design Co 3/8

Computer-Based Project on VLSI Design Co 3/8 Computer-Based Project on VLSI Design Co 3/8 This pamphlet describes a laboratory activity based on a former third year EIST experiment. Its purpose is the measurement of the switching speed of some CMOS

More information

DO NOT COPY DO NOT COPY

DO NOT COPY DO NOT COPY 184 hapter 3 Digital ircuits Table 3-13 Manufacturers logic data books. Manufacturer Order Number Topics Title Year Texas Instruments SDLD001 74, 74S, 74LS TTL TTL Logic Data Book 1988 Texas Instruments

More information

DM74LS126A Quad 3-STATE Buffer

DM74LS126A Quad 3-STATE Buffer DM74LS126A Quad 3-STATE Buffer General Description This device contains four independent gates each of which performs a non-inverting buffer function. The outputs have the 3-STATE feature. When enabled,

More information

EE 233 Circuit Theory Lab 3: First-Order Filters

EE 233 Circuit Theory Lab 3: First-Order Filters EE 233 Circuit Theory Lab 3: First-Order Filters Table of Contents 1 Introduction... 1 2 Precautions... 1 3 Prelab Exercises... 2 3.1 Inverting Amplifier... 3 3.2 Non-Inverting Amplifier... 4 3.3 Integrating

More information

Lab Equipment EECS 311 Fall 2009

Lab Equipment EECS 311 Fall 2009 Lab Equipment EECS 311 Fall 2009 Contents Lab Equipment Overview pg. 1 Lab Components.. pg. 4 Probe Compensation... pg. 8 Finite Instrumentation Impedance. pg.10 Simulation Tools..... pg. 10 1 - Laboratory

More information

1 IC Logic Families and Characteristics

1 IC Logic Families and Characteristics 2141 Electronics and Instrumentation IC1 1 IC Logic Families and Characteristics 1.1 Introduction miniature, low-cost electronics circuits whose components are fabricated on a single, continuous piece

More information

LM158/LM258/LM358/LM2904 Low Power Dual Operational Amplifiers

LM158/LM258/LM358/LM2904 Low Power Dual Operational Amplifiers LM158/LM258/LM358/LM2904 Low Power Dual Operational Amplifiers General Description The LM158 series consists of two independent, high gain, internally frequency compensated operational amplifiers which

More information

UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC 180A DIGITAL SYSTEMS I Winter 2015

UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC 180A DIGITAL SYSTEMS I Winter 2015 UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering EEC 180A DIGITAL SYSTEMS I Winter 2015 LAB 2: INTRODUCTION TO LAB INSTRUMENTS The purpose of this lab is to introduce the

More information

CA3262A, CA3262. Quad-Gated, Inverting Power Drivers. Features. Description. Ordering Information. Pinouts. August 1997

CA3262A, CA3262. Quad-Gated, Inverting Power Drivers. Features. Description. Ordering Information. Pinouts. August 1997 Semiconductor CA6A, CA6 August 997 Quad-Gated, Inverting Power Drivers Features Independent Over-Current Limiting On Each Output Independent Over-Temperature Limiting On Each Output Output Drivers Capable

More information

Introduction to Electronics. Dr. Lynn Fuller

Introduction to Electronics. Dr. Lynn Fuller ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Introduction to Electronics Dr. Lynn Fuller Webpage: http://www.rit.edu/~lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035

More information

Computer-Based Project on VLSI Design Co 3/7

Computer-Based Project on VLSI Design Co 3/7 Computer-Based Project on VLSI Design Co 3/7 Electrical Characterisation of CMOS Ring Oscillator This pamphlet describes a laboratory activity based on an integrated circuit originally designed and tested

More information

Low-Power Quad Operational Amplifier FEATURES: DESCRIPTION: Memory. Logic Diagram. RAD-PAK technology-hardened against natural space radiation

Low-Power Quad Operational Amplifier FEATURES: DESCRIPTION: Memory. Logic Diagram. RAD-PAK technology-hardened against natural space radiation Low-Power Quad Operational Amplifier FEATURES: RAD-PAK technology-hardened against natural space radiation Total dose hardness: - > 100 krad (Si), depending upon space mission Excellent Single Event Effects:

More information

Digital Fundamentals. Lab 4 EX-OR Circuits & Combinational Circuit Design

Digital Fundamentals. Lab 4 EX-OR Circuits & Combinational Circuit Design Richland College School of Engineering & Technology Rev. 0 B. Donham Rev. 1 (7/2003) J. Horne Rev. 2 (1/2008) J. Bradbury Digital Fundamentals CETT 1425 Lab 4 EX-OR Circuits & Combinational Circuit Design

More information

Chapter 4 Combinational Logic Circuits

Chapter 4 Combinational Logic Circuits Chapter 4 Combinational Logic Circuits Chapter 4 Objectives Selected areas covered in this chapter: Converting logic expressions to sum-of-products expressions. Boolean algebra and the Karnaugh map as

More information

9 Feedback and Control

9 Feedback and Control 9 Feedback and Control Due date: Tuesday, October 20 (midnight) Reading: none An important application of analog electronics, particularly in physics research, is the servomechanical control system. Here

More information

Chapter 6 Digital Circuit 6-6 Department of Mechanical Engineering

Chapter 6 Digital Circuit 6-6 Department of Mechanical Engineering MEMS1082 Chapter 6 Digital Circuit 6-6 TTL and CMOS ICs, TTL and CMOS output circuit When the upper transistor is forward biased and the bottom transistor is off, the output is high. The resistor, transistor,

More information

Low Power Hex TTL-to-ECL Translator

Low Power Hex TTL-to-ECL Translator 100324 Low Power Hex TTL-to-ECL Translator General Description The 100324 is a hex translator, designed to convert TTL logic levels to 100K ECL logic levels. The inputs are compatible with standard or

More information

3.1 There are three basic logic functions from which all circuits can be designed: NOT (invert), OR, and

3.1 There are three basic logic functions from which all circuits can be designed: NOT (invert), OR, and EE 2449 Experiment 3 Jack Levine and Nancy Warter-Perez, Revised 6/12/17 CALIFORNIA STATE UNIVERSITY LOS ANGELES Department of Electrical and Computer Engineering EE-2449 Digital Logic Lab EXPERIMENT 3

More information

Low Power Hex TTL-to-ECL Translator

Low Power Hex TTL-to-ECL Translator 100324 Low Power Hex TTL-to-ECL Translator General Description The 100324 is a hex translator, designed to convert TTL logic levels to 100K ECL logic levels. The inputs are compatible with standard or

More information

GCSE Electronics. Scheme of Work

GCSE Electronics. Scheme of Work GCSE Electronics Scheme of Work Week Topic Detail Notes 1 Practical skills assemble a circuit using a diagram recognize a component from its physical appearance (This is a confidence building/motivating

More information

P54FCT240/74fct240 INVERTING OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS FEATURES DESCRIPTION

P54FCT240/74fct240 INVERTING OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS FEATURES DESCRIPTION P54FCT240/74fct240 INVERTING OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS FEATURES Function, Pinout and Drive Compatible with the FCT and F Logic FCT-A speed at 5.1ns max (MIL) Output levels compatible

More information

Step Motor Controller I. Introduction II. Step Motor Basics

Step Motor Controller I. Introduction II. Step Motor Basics Step Motor Controller Objectives: --Gain familiarity with step motors --Build and understand a simple stepper motor controller --Learn the function of a shaft encoder --Design a circuit to use the motor,

More information

EE223 Laboratory #4. Comparators

EE223 Laboratory #4. Comparators EE223 Laboratory #4 Comparators Objectives 1) Learn how to design using comparators 2) Learn how to breadboard circuits incorporating integrated circuits (ICs) 3) Learn how to obtain and read IC datasheets

More information

Chapter 4 Combinational Logic Circuits

Chapter 4 Combinational Logic Circuits Chapter 4 Combinational Logic Circuits Chapter 4 Objectives Selected areas covered in this chapter: Converting logic expressions to sum-of-products expressions. Boolean algebra and the Karnaugh map as

More information

ENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS

ENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS ENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS OBJECTIVES : 1. To interpret data sheets supplied by the manufacturers

More information

Electronic Instrumentation ENGR-4300 Fall 2004 Section Experiment 7 Introduction to the 555 Timer, LEDs and Photodiodes

Electronic Instrumentation ENGR-4300 Fall 2004 Section Experiment 7 Introduction to the 555 Timer, LEDs and Photodiodes Experiment 7 Introduction to the 555 Timer, LEDs and Photodiodes Purpose: In this experiment, we learn a little about some of the new components which we will use in future projects. The first is the 555

More information

Physics 335 Lab 1 Intro to Digital Logic

Physics 335 Lab 1 Intro to Digital Logic Physics 33 Lab 1 Intro to Digital Logic We ll be introducing you to digital logic this quarter. Some things will be easier for you than analog, some things more difficult. Digital is an all together different

More information

TC4467 TC4468 LOGIC-INPUT CMOS QUAD DRIVERS TC4467 TC4468 TC4469 GENERAL DESCRIPTION FEATURES APPLICATIONS ORDERING INFORMATION

TC4467 TC4468 LOGIC-INPUT CMOS QUAD DRIVERS TC4467 TC4468 TC4469 GENERAL DESCRIPTION FEATURES APPLICATIONS ORDERING INFORMATION TC TC LOGIC-INPUT CMOS FEATURES High Peak Output Current....A Wide Operating Range.... to V Symmetrical Rise and Fall Times... nsec Short, Equal Delay Times... nsec Latchproof! Withstands ma Inductive

More information

LM124/LM224/LM324/LM2902 Low Power Quad Operational Amplifiers

LM124/LM224/LM324/LM2902 Low Power Quad Operational Amplifiers Low Power Quad Operational Amplifiers General Description The LM124 series consists of four independent, high gain, internally frequency compensated operational amplifiers which were designed specifically

More information

Propagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012

Propagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012 Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis

More information

Propagation Delay, Circuit Timing & Adder Design

Propagation Delay, Circuit Timing & Adder Design Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis

More information

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET LABORATORY MANUAL EXPERIMENT NO. ISSUE NO. : ISSUE DATE: REV. NO. : REV. DATE : PAGE:

More information

Lab 12: Timing sequencer (Version 1.3)

Lab 12: Timing sequencer (Version 1.3) Lab 12: Timing sequencer (Version 1.3) WARNING: Use electrical test equipment with care! Always double-check connections before applying power. Look for short circuits, which can quickly destroy expensive

More information

DS DS Series Dual Peripheral Drivers

DS DS Series Dual Peripheral Drivers DS55451 2 3 4 DS75451 2 3 4 Series Dual Peripheral Drivers General Description Features Y The DS7545X series of dual peripheral drivers is a family of versatile devices designed for use in systems that

More information

EECE 2413 Electronics Laboratory

EECE 2413 Electronics Laboratory EECE 2413 Electronics Laboratory Lab #2: Diode Circuits Goals In this lab you will become familiar with several different types of pn-junction diodes. These include silicon and germanium junction diodes,

More information

555 Morse Code Practice Oscillator Kit (draft 1.1)

555 Morse Code Practice Oscillator Kit (draft 1.1) This kit was designed to be assembled in about 30 minutes and accomplish the following learning goals: 1. Learn to associate schematic symbols with actual electronic components; 2. Provide a little experience

More information

CMOS Inverter & Ring Oscillator

CMOS Inverter & Ring Oscillator CMOS Inverter & Ring Oscillator Theory: In this Lab we will implement a CMOS inverter and then use it as a building block for a Ring Oscillator. MOSfets (Metal Oxide Semiconductor Field Effect Transistors)

More information

Gates and and Circuits

Gates and and Circuits Chapter 4 Gates and Circuits Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors Combine basic gates into circuits Describe the

More information

MM74HC132 Quad 2-Input NAND Schmitt Trigger

MM74HC132 Quad 2-Input NAND Schmitt Trigger Quad 2-Input NAND Schmitt Trigger General Description The utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well as the capability

More information

ENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS

ENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS ENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS OBJECTIVES : 1. To interpret data sheets supplied by the manufacturers

More information

QUAD N-CHANNEL MOSFET POWER MODULE

QUAD N-CHANNEL MOSFET POWER MODULE M.S.KENNEDY CORP. QUAD N-CHANNEL MOSFET POWER MODULE 3013 4707 Dey Road Liverpool, N.Y. 13088 (315) 701-6751 FEATURES: Pin Compatible with MPM3013 QUAD Independent N - Channel MOSFETS Isolated Package

More information

DS75451/2/3 Series Dual Peripheral Drivers

DS75451/2/3 Series Dual Peripheral Drivers DS75451/2/3 Series Dual Peripheral Drivers General Description The DS7545X series of dual peripheral drivers is a family of versatile devices designed for use in systems that use TTL logic. Typical applications

More information

Lab 5. Binary Counter

Lab 5. Binary Counter Lab. Binary Counter Overview of this Session In this laboratory, you will learn: Continue to use the scope to characterize frequencies How to count in binary How to use an MC counter Introduction The TA

More information

P54FCT240T/74fct240T FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic. ESD protection exceeds 2000V

P54FCT240T/74fct240T FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic. ESD protection exceeds 2000V P54FCT240T/74fct240T inverting OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS FEATURES Function, Pinout and Drive Compatible with the FCT and F Logic FCT-A speed at 5.1ns max (MIL) Reduced VOH (typically

More information

MM74HC86 Quad 2-Input Exclusive OR Gate

MM74HC86 Quad 2-Input Exclusive OR Gate MM74HC86 Quad 2-Input Exclusive OR Gate Features Typical Propagation Delay: 9ns Wide Operating oltage Range: 2 6 Low Input Current: 1mA Maximum Low Quiescent Current: 20mA Max. (74 Series) Output Drive

More information

Lab 6. Binary Counter

Lab 6. Binary Counter Lab 6. Binary Counter Overview of this Session In this laboratory, you will learn: Continue to use the scope to characterize frequencies How to count in binary How to use an MC14161 or CD40161BE counter

More information

Exercise 1: Circuit Block Familiarization

Exercise 1: Circuit Block Familiarization Exercise 1: Circuit Block Familiarization EXERCISE OBJECTIVE When you have completed this exercise, you will be able to locate and identify the circuit blocks and components on the DIGITAL LOGIC FUNDAMENTALS

More information

Gates and Circuits 1

Gates and Circuits 1 1 Gates and Circuits Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors Combine basic gates into circuits Describe the behavior

More information

LABORATORY EXPERIMENT. Infrared Transmitter/Receiver

LABORATORY EXPERIMENT. Infrared Transmitter/Receiver LABORATORY EXPERIMENT Infrared Transmitter/Receiver (Note to Teaching Assistant: The week before this experiment is performed, place students into groups of two and assign each group a specific frequency

More information

Electronics 1 Lab (CME 2410) School of Informatics & Computing German Jordanian University Laboratory Experiment (10) Junction FETs

Electronics 1 Lab (CME 2410) School of Informatics & Computing German Jordanian University Laboratory Experiment (10) Junction FETs Electronics 1 Lab (CME 2410) School of Informatics & Computing German Jordanian University Laboratory Experiment (10) 1. Objective: Junction FETs - the operation of a junction field-effect transistor (J-FET)

More information

DatasheetArchive.com. Request For Quotation

DatasheetArchive.com. Request For Quotation DatasheetArchive.com Request For Quotation Order the parts you need from our real-time inventory database. Simply complete a request for quotation form with your part information and a sales representative

More information

FXWA9306 Dual Bi-Directional I 2 C-Bus and SMBus Voltage- Level Translator

FXWA9306 Dual Bi-Directional I 2 C-Bus and SMBus Voltage- Level Translator FXWA9306 Dual Bi-Directional I 2 C-Bus and SMBus Voltage- Level Tralator Features 2-Bit Bi-Directional Tralator for SDA and SCL Lines in Mixed-Mode I 2 C-Bus Applicatio Standard-Mode, Fast-Mode, and Fast-Mode-Plus

More information

LM392/LM2924 Low Power Operational Amplifier/Voltage Comparator

LM392/LM2924 Low Power Operational Amplifier/Voltage Comparator LM392/LM2924 Low Power Operational Amplifier/Voltage Comparator General Description The LM392 series consists of 2 independent building block circuits. One is a high gain, internally frequency compensated

More information

Advance Information. Conditions < ±4% < ±6% I OUT = 10 ma to 60 ma, V DS = 0.6V < ±6% < ±12% I OUT = 60 ma to100 ma, V DS = 0.8V

Advance Information. Conditions < ±4% < ±6% I OUT = 10 ma to 60 ma, V DS = 0.6V < ±6% < ±12% I OUT = 60 ma to100 ma, V DS = 0.8V Features Macroblock Advance Information CN 5001CN MBI5001CN 8 constant-current output channels Constant output current invariant to load voltage change Excellent output current accuracy: between channels:

More information

Quad 2-Input NAND Gate High-Voltage Silicon-Gate CMOS

Quad 2-Input NAND Gate High-Voltage Silicon-Gate CMOS TECHNICAL DATA Quad 2-Input NAND Gate High-oltage Silicon-Gate CMOS The NAND gates provide the system designer with direct emplementation of the NAND function. Operating oltage Range:.0 to 18 Maximum input

More information

Use the fixed 5 volt supplies for your power in digital circuits, rather than the variable outputs.

Use the fixed 5 volt supplies for your power in digital circuits, rather than the variable outputs. Physics 33 Lab 1 Intro to Digital Logic We ll be introducing you to digital logic this quarter. Some things will be easier for you than analog, some things more difficult. Digital is an all together different

More information

4-bit counter circa bit counter circa 1990

4-bit counter circa bit counter circa 1990 Digital Logic 4-bit counter circa 1960 8-bit counter circa 1990 Logic gates Operates on logical values (TRUE = 1, FALSE = 0) NOT AND OR XOR 0-1 1-0 0 0 0 1 0 0 0 1 0 1 1 1 0 0 0 1 0 1 0 1 1 1 1 1 0 0 0

More information

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits In this lab, we will be looking at ac signals with MOSFET circuits and digital electronics. The experiments will be performed

More information

Lecture 02: Logic Families. R.J. Harris & D.G. Bailey

Lecture 02: Logic Families. R.J. Harris & D.G. Bailey Lecture 02: Logic Families R.J. Harris & D.G. Bailey Objectives Show how diodes can be used to form logic gates (Diode logic). Explain the need for introducing transistors in the output (DTL and TTL).

More information

BAP1551 Gate Drive Board

BAP1551 Gate Drive Board Application Note and Datasheet for Half Bridge Inverters Figure 1: BAP1551 IGBT Gate Driver Board Patent Pending Introduction The BAP1551 Insulated Gate Bipolar Transistor (IGBT) Gate Drive Board (GDB)

More information

P54FCT244/74fct244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic

P54FCT244/74fct244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic P54FCT244/74fct244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS FEATURES Function, Pinout and Drive Compatible with the FCT and F Logic FCT-A speed at 5.1ns max (MIL) Output levels compatible with TTL

More information

Lab 7 (Hands-On Experiment): CMOS Inverter, NAND Gate, and NOR Gate

Lab 7 (Hands-On Experiment): CMOS Inverter, NAND Gate, and NOR Gate Lab 7 (Hands-On Experiment): CMOS Inverter, NAND Gate, and NOR Gate EECS 170LB, Wed. 5:00 PM TA: Elsharkasy, Wael Ryan Morrison Buu Truong Jonathan Lam 03/05/14 Introduction The purpose of this lab is

More information

Multiplexer for Capacitive sensors

Multiplexer for Capacitive sensors DATASHEET Multiplexer for Capacitive sensors Multiplexer for Capacitive Sensors page 1/7 Features Very well suited for multiple-capacitance measurement Low-cost CMOS Low output impedance Rail-to-rail digital

More information

EE 233 Circuit Theory Lab 4: Second-Order Filters

EE 233 Circuit Theory Lab 4: Second-Order Filters EE 233 Circuit Theory Lab 4: Second-Order Filters Table of Contents 1 Introduction... 1 2 Precautions... 1 3 Prelab Exercises... 2 3.1 Generic Equalizer Filter... 2 3.2 Equalizer Filter for Audio Mixer...

More information