Lecture 02: Logic Families. R.J. Harris & D.G. Bailey
|
|
- James Wells
- 6 years ago
- Views:
Transcription
1 Lecture 02: Logic Families R.J. Harris & D.G. Bailey
2 Objectives Show how diodes can be used to form logic gates (Diode logic). Explain the need for introducing transistors in the output (DTL and TTL). Explain why Schottky transistors improve the speed of gates. Describe the operating principles of CMOS logic gates. Explain the definitions of noise margin, fanout, propagation delay, rise and fall time. Semester Digital Electronics Slide 2
3 Review of Previous Lecture You can now: Describe the important differences between analogue and digital signals. Show how to represent more than two levels using digital signals. Manipulate different codes for representing numbers and letters: natural binary, signed binary, twos complement, offset binary, Gray codes, ASCII characters. Show how to convert between binary and base 10. Write down the logic symbols for AND, OR, NOT, NAND and NOR gates. Draw up a truth table to represent relationships between inputs and outputs of a logic circuit. Semester Digital Electronics Slide 3
4 Presentation Outline Diode Transistor Logic TTL Schottky TTL CMOS Tristate logic outputs Definitions: Noise margin, fanout Timing: rise and fall times, propagation delay Power dissipation Power supply decoupling Semester Digital Electronics Slide 4
5 Diode Logic AND Gate Recall that a diode behaves like a switch. When the diode is forward biased, the switch is closed, allowing a current to flow through it. When reverse biased, it is like a switch that is turned off - no current flows. First we shall look at an AND gate. If either input A or input B goes low, it will forward bias the corresponding diode. Since the forward biased diode behaves like a switch, it will pull the output M low. The only situation when M is going to be high is when both inputs A and B are high and the input diodes are turned off. Since the output is high only when input A AND input B are high, this circuit is an AND gate. A B M Semester Digital Electronics Slide 5
6 Diode Logic OR Gate This time, if both inputs are low, the diodes will be turned off, and the output will be low. If either input A OR input B go high, the corresponding diode will be forward biased, and pull the output M high. The biggest limitation of diode logic is that the circuits cannot be cascaded. If we follow one AND gate with another we start running into problems because the diodes are not ideal switches. If we assume a typical voltage drop across the diode when conducting of 0.6V, then when the input is at 0V, the output of the first gate will be at 0.6V. Since this is used as the input to the next gate, the output of the second gate will be 1.2V. It does not require very many gates in series before it is impossible to distinguish between a high and a low. A B M Semester Digital Electronics Slide 6
7 Problems with Diodes If we follow an AND gate with an OR gate in diode logic, the problem is even worse: When one of the AND inputs is low, the output will be low as expected. However, when all of the AND inputs are high, all of the input diodes are turned off. The OR diode is forward biased, and therefore conducts. If the two resistors are equal, the output will be a little less than V/2. This is less than half way for a supposedly high output! We can get around both problems by using a transistor at the output of the AND or OR gate to act as an amplifier. This restores the signal levels, compensating for the voltage drop across the diode, and preventing the problems from cascading AND and OR gates. Semester Digital Electronics Slide 7
8 Diode Transistor Logic Diode Transistor Logic uses a diode logic gate as input, followed by a transistor amplifier at the output to restore the logic levels: The two diodes and resistor in the middle (in orange) provide biasing for the transistor. When point X is high (ie A, B, and C are all high), the biasing diodes conduct, turning the output transistor on. When the transistor is on, it pulls the output M low. When point X is low (if any of the inputs goes low) the diodes will turn off, and the base of the transistor is pulled low by the bias resistor. This turns the output transistor off, and the output M is pulled high by the output resistor. Overall, this is a NAND gate, since it is an AND followed by a NOT. Semester Digital Electronics Slide 8
9 Output Stage in Detail The output will be driving a load which has some capacitance from all the other inputs connected plus any stray capacitance. When the transistor turns on, it has a low resistance, like a switch which is closed. The output will go low very quickly. When the transistor turns off (for a high output), the output will change more slowly because of the RC time constant. We can make it faster by reducing the output resistor R, reducing the time constant. However, we shall then have a greater current flowing when the transistor is turned on (0 output). This will increase the power dissipation of the device. There is also a limit as to how much R can be reduced. It has to be significantly greater than the on resistance of the transistor to give a 0 output. The switching time may be improved by replacing the output resistance with another transistor. This is called active pullup. Semester Digital Electronics Slide 9
10 TTL TTL is the next logical extension on from DTL. It uses an additional transistor on the output to act as a pullup. Looking first at the output stage, we want transistors Q3 and Q4 to be in opposite states: when Q4 is on, Q3 needs to be off, and when Q4 is off, we want to turn Q3 on. This is accomplished by using a driver stage shown in orange. When X is low, this turns Q2 off, turning Q3 off. Since Q2 is off, Y is pulled high by the resistor, turning Q4 on. The output is therefore high. When X is high, this turns Q2 on, and Q3 on (since the base emitter junction of Q2 is just like a diode). Since Q2 is on, it pulls Y low turning off Q4. The output therefore is pulled low by Q3. So, from X to the output we have an inverter with active pullup (Q4) and pulldown (Q3). Looking at the input stage, we can represent the multi-emitter transistor by its simplified diode equivalent. We see that we have the diode AND gate as before. Semester Digital Electronics Slide 10
11 Schottky TTL - 1 The propagation delay of TTL is ultimately limited by the time spent getting the transistors out of saturation. When a transistor is saturated, VCE is about 0.2V. If we use a clamping diode to limit VCB to 0.3V or greater, we can prevent the transistor from going fully into saturation, allowing it to switch faster. Semester Digital Electronics Slide 11
12 Schottky TTL - 2 This is done using a Schottky diode which has a forward voltage drop of 0.3V. Such a transistor is called a Schottky transistor, and is given the symbol to the right. Using a combination of Schottky transistors and Darlington pairs (to give extra gain) gives Schottky TTL. The Schottky transistors switch faster, reducing the propagation delay. Alternatively, the resistances may be increased to reduce the power dissipation while giving the same speed as standard TTL. Semester Digital Electronics Slide 12
13 MOSFET - 1 Looking at the basic inverter first. It uses a complementary pair of MOSFET transistors. When the input is high, it turns the N-channel transistor on, and the P-channel transistor off (left figure), causing the output to go low. When the input goes low, it turns the P-channel transistor on, and the N-channel transistor off. (right figure). When the outputs are changing state, one transistor is turning on while the other off. While changing, the FETs behave like resistors, giving a conductive path between +V and ground. Because of the MOSFET s very high off resistance, static power dissipation is very low. CMOS only dissipates significant power when changing states (when both transistors are conducting). Semester Digital Electronics Slide 13
14 MOSFET - 2 Making logic gates is a very straight-forward extension of this. For example the NOR gate shown here. The output is connected to +V only when both A and B are low (0). When either A or B is high, the output goes low. Advantages of CMOS: 1. Very simple circuits 2. High input impedance 3. Low power consumption 4. Will work off a wide range of power supply voltages (3-18V) Disadvantages: 1. Slower speed because of high input capacitance 2. Prone to damage by static electricity. Modern devices overcome the slower speed by having smaller devices (smaller capacitance) and reducing the ON resistance of the transistors, allowing them to charge and discharge the capacitive load more quickly. Semester Digital Electronics Slide 14
15 Tri-state Logic This is not a logic family as such, but is a variation on the other families that allows them to be used in bus applications where several outputs may share a common signal line. Tristate devices have 3 output states: High, Low, and Disabled or high impedance. The output stage consists of 2 transistors which we can think of as switches. Drawing a truth table of our output: A B Output Open Open Disabled High Z Open Closed 0 Closed Open 1 Closed Closed Not Allowed Semester Digital Electronics Slide 15
16 Some Definitions Let us look at how a digital signal is represented on a line. It will be assumed that we are working with a 5V supply, since that is the most common standard for discrete logic devices. We can represent each state by one of the two conditions of a circuit. However, this "ideal" representation is not possible because of noise, tolerances, component limitations, etc. In practice, we have a range of allowed inputs for each state (shown in blue). The outputs must be well within this range to allow for noise (shown in red). The ranges in between are called noise margins. Semester Digital Electronics Slide 16
17 Some Example Noise Margins TTL CMOS 5V V OH 2.4V 4.95V V IH 2.0V 3.5V V IL 0.8V 1.5V V OL 0.4V 0.05V Noise Margin 0.4V 1.45V Semester Digital Electronics Slide 17
18 Fanout Fanout is defined as the number of inputs that an output can drive while remaining within the limits. For TTL this is limited by the output current capability, and the amount of current required by each connected input. For CMOS, fanout is limited more by the desired operating speed. As more inputs are connected to an output, the capacitive load increases, and this takes longer to switch. Semester Digital Electronics Slide 18
19 Timing 1 Propagation delays are measured from the 50% level to the 50% level. Note that t PHL and t PLH are not necessarily equal. When a single figure is quoted, it is usually the average of these two. Rise and fall times are measured between the 10% and 90% levels. Semester Digital Electronics Slide 19
20 Timing 2 Typical Power Consumption Propagation Delays Static Dynamic (100 khz) TTL CMOS standard 74xx 10 mw Low power Schottky 74LSxx 10 ns 2 mw 74HCxx 8 ns µw 75 µw 4000 series 100 ns 0.1 µw 100 µw Some typical values Semester Digital Electronics Slide 20
21 Power Supplies TTL requires a stable power supply 5 V ± 5% In contrast, CMOS is able to work off a wide range of supplies 74HC series 2-6 V 4000 series 3-18 V Many modern devices even operate at reduced voltages 3.3V, 2.5V or 1.8V. The advantages are: Lower power consumption (for a given load resistance or capacitance, power dissipated is proportional to voltage squared). Particularly useful for battery operated devices. Lower voltage means devices can be smaller because the dielectric layer can be thinner. Smaller devices mean higher packing densities, and shorter connections between devices (lower internal propagation delay). Semester Digital Electronics Slide 21
22 Practical Considerations Decoupling When constructing circuits, it is important to have power supply decoupling capacitors placed close to the chip. As the outputs change state, there is usually a surge of current into the chip. A decoupling capacitor is able to provide the needed charge while reducing the noise on the power supply. It should be as close as possible to the chip to minimise the inductance of the interconnection. Unused inputs When considering what to do with unused inputs, you need to consider the logic family, and what the circuit will do if left unconnected. TTL gates require an input current to turn the input transistor on. They therefore behave as though they have an internal pullup resistor, and will behave as a high input if left unconnected. CMOS gates have an extremely high impedance input. They are effectively capacitive inputs. Any nearby signal can be picked up by capacitive coupling (through stray capacitance) and can potentially interfere with the circuits operation. All unused CMOS inputs should therefore be tied to either 0 or 1. In general, it is good practice not to leave unused inputs unconnected, regardless of whether they are TTL or CMOS. Semester Digital Electronics Slide 22
Chapter 6 Digital Circuit 6-6 Department of Mechanical Engineering
MEMS1082 Chapter 6 Digital Circuit 6-6 TTL and CMOS ICs, TTL and CMOS output circuit When the upper transistor is forward biased and the bottom transistor is off, the output is high. The resistor, transistor,
More informationDigital Electronics Part II - Circuits
Digital Electronics Part II - Circuits Dr. I. J. Wassell Gates from Transistors 1 Introduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits
More informationClassification of Digital Circuits
Classification of Digital Circuits Combinational logic circuits. Output depends only on present input. Sequential circuits. Output depends on present input and present state of the circuit. Combinational
More informationDigital logic families
Digital logic families Digital logic families Digital integrated circuits are classified not only by their complexity or logical operation, but also by the specific circuit technology to which they belong.
More informationLecture Summary Module 1 Switching Algebra and CMOS Logic Gates
Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates Learning Outcome: an ability to analyze and design CMOS logic gates Learning Objectives: 1-1. convert numbers from one base (radix) to another:
More informationECE/CoE 0132: FETs and Gates
ECE/CoE 0132: FETs and Gates Kartik Mohanram September 6, 2017 1 Physical properties of gates Over the next 2 lectures, we will discuss some of the physical characteristics of integrated circuits. We will
More informationModule-1: Logic Families Characteristics and Types. Table of Content
1 Module-1: Logic Families Characteristics and Types Table of Content 1.1 Introduction 1.2 Logic families 1.3 Positive and Negative logic 1.4 Types of logic families 1.5 Characteristics of logic families
More informationUnit 1 Session - 3 TTL Parameters
Objectives Understanding various TTL Parameters Floating Inputs Worst-Case Input Voltages & Output Voltages Profiles and Windows Compatibility Sourcing and Sinking Noise Immunity Standard Loading and Loading
More informationAbu Dhabi Men s College, Electronics Department. Logic Families
bu Dhabi Men s College, Electronics Department Logic Families There are several different families of logic gates. Each family has its capabilities and limitations, its advantages and disadvantages. The
More informationModule-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families
1 Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families 1. Introduction 2. Metal Oxide Semiconductor (MOS) logic 2.1. Enhancement and depletion mode 2.2. NMOS and PMOS inverter
More informationDIGITAL ELECTRONICS. Digital Electronics - B1 28/04/ DDC Storey 1. Group B: Digital circuits and devices
Politecnico di Torino - ICT school Group B: Digital circuits and devices DIGITAL ELECTRONICS B DIGITAL CIRCUITS B.1 Logic devices B1 B2 B3 B4 Logic families Combinatorial circuits Basic sequential circuits
More informationPropagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
More informationPropagation Delay, Circuit Timing & Adder Design
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
More informationThe entire range of digital ICs is fabricated using either bipolar devices or MOS devices or a combination of the two. Bipolar Family DIODE LOGIC
Course: B.Sc. Applied Physical Science (Computer Science) Year & Sem.: IInd Year, Sem - IIIrd Subject: Computer Science Paper No.: IX Paper Title: Computer System Architecture Lecture No.: 10 Lecture Title:
More informationDigital Integrated Circuits - Logic Families (Part II)
Digital Integrated Circuits - Logic Families (Part II) MOSFET Logic Circuits MOSFETs are unipolar devices. They are simple, small in size, inexpensive to fabricate and consume less power. MOS fabrication
More informationIC Logic Families. Wen-Hung Liao, Ph.D. 5/16/2001
IC Logic Families Wen-Hung Liao, Ph.D. 5/16/2001 Digital IC Terminology Voltage Parameters: V IH (min): high-level input voltage, the minimum voltage level required for a logic 1 at an input. V IL (max):
More informationDigital Circuits and Operational Characteristics
Digital Circuits and Operational Characteristics 1. DC Supply Voltage TTL based devices work with a dc supply of +5 Volts. TTL offers fast switching speed, immunity from damage due to electrostatic discharges.
More informationBasic Characteristics of Digital ICs
ECEN202 Section 2 Characteristics of Digital IC s Part 1: Specification of characteristics An introductory look at digital IC s: Logic families Basic construction and operation Operating characteristics
More informationDigital Electronics - B1 18/03/ /03/ DigElnB DDC. 18/03/ DigElnB DDC. 18/03/ DigElnB DDC
Politecnico di Torino - ICT school Group B: Digital circuits and devices DIGITL ELECTRONICS B DIGITL CIRCUITS B.1 Logic devices B1 B2 B3 B4 Logic families Combinatorial circuits Basic sequential circuits
More informationChapter 7 EMITTER-COUPLED LOGIC
Chapter 7 EMITTER-COUPLED LOGIC The major speed limitation of TTL is the turn-off time of saturated transistors. To be sure, TTL has come a long way from the 100 ns time of DTL to the 2-4 ns propagation
More informationOutput Circuit of the TTL Gate
JFETs, G a As DEVICES A N D CIRC UITS, A N D TTL CIRC UITS 27 28 MICR OELECTR ONIC CIRCUITS SEDRA /SMITH 14.3 TRANSISTOR TRANSISTOR LOGIC (TTL OR T 2 L) For more than two decades (late 1960s to late 1980s)
More informationLogic Families. A-PDF Split DEMO : Purchase from to remove the watermark. 5.1 Logic Families Significance and Types. 5.1.
A-PDF Split DEMO : Purchase from www.a-pdf.com to remove the watermark 5 Logic Families Digital integrated circuits are produced using several different circuit configurations and production technologies.
More information4-bit counter circa bit counter circa 1990
Digital Logic 4-bit counter circa 1960 8-bit counter circa 1990 Logic gates Operates on logical values (TRUE = 1, FALSE = 0) NOT AND OR XOR 0-1 1-0 0 0 0 1 0 0 0 1 0 1 1 1 0 0 0 1 0 1 0 1 1 1 1 1 0 0 0
More informationCHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC
94 CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC 6.1 INTRODUCTION The semiconductor digital circuits began with the Resistor Diode Logic (RDL) which was smaller in size, faster
More informationIn this experiment you will study the characteristics of a CMOS NAND gate.
Introduction Be sure to print a copy of Experiment #12 and bring it with you to lab. There will not be any experiment copies available in the lab. Also bring graph paper (cm cm is best). Purpose In this
More informationElectronic Circuits EE359A
Electronic Circuits EE359A Bruce McNair B206 bmcnair@stevens.edu 201-216-5549 1 Memory and Advanced Digital Circuits - 2 Chapter 11 2 Figure 11.1 (a) Basic latch. (b) The latch with the feedback loop opened.
More informationEXPERIMENT 12: DIGITAL LOGIC CIRCUITS
EXPERIMENT 12: DIGITAL LOGIC CIRCUITS The purpose of this experiment is to gain some experience in the use of digital logic circuits. These circuits are used extensively in computers and all types of electronic
More informationLecture 9 Transistors
Lecture 9 Transistors Physics Transistor/transistor logic CMOS logic CA 1947 http://www.extremetech.com/extreme/164301-graphenetransistors-based-on-negative-resistance-could-spell-theend-of-silicon-and-semiconductors
More informationEE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 23 p. 1/16 EE 42/100 Lecture 23: CMOS Transistors and Logic Gates ELECTRONICS Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad University
More informationTopic 6. CMOS Static & Dynamic Logic Gates. Static CMOS Circuit. NMOS Transistors in Series/Parallel Connection
NMOS Transistors in Series/Parallel Connection Topic 6 CMOS Static & Dynamic Logic Gates Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Transistors can be thought
More informationChapter 6 DIFFERENT TYPES OF LOGIC GATES
Chapter 6 DIFFERENT TYPES OF LOGIC GATES Lesson 9 CMOS gates Ch06L9-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline CMOS (n-channel based MOSFETs based circuit) CMOS Features
More informationECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits
Faculty of Engineering ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits CMOS Technology Complementary MOS, or CMOS, needs both PMOS and NMOS FET devices for their logic gates to be realized
More informationChapter 15 Integrated Circuits
Chapter 15 Integrated Circuits SKEE1223 Digital Electronics Mun im/arif/izam FKE, Universiti Teknologi Malaysia December 8, 2015 Overview 1 Basic IC Characteristics Packaging Logic Families Datasheets
More information4-bit counter circa bit counter circa 1990
Digital Logic 4-bit counter circa 1960 8-bit counter circa 1990 Logic gates Operates on logical values (TRUE = 1, FALSE = 0) NOT AND OR XOR 0-1 1-0 0 0 0 1 0 0 0 1 0 1 1 1 0 0 0 1 0 1 0 1 1 1 1 1 0 0 0
More informationMicrocontroller Systems. ELET 3232 Topic 13: Load Analysis
Microcontroller Systems ELET 3232 Topic 13: Load Analysis 1 Objective To understand hardware constraints on embedded systems Define: Noise Margins Load Currents and Fanout Capacitive Loads Transmission
More informationA 7ns, 6mA, Single-Supply Comparator Fabricated on Linear s 6GHz Complementary Bipolar Process
A 7ns, 6mA, Single-Supply Comparator Fabricated on Linear s 6GHz Complementary Bipolar Process Introduction The is an ultrafast (7ns), low power (6mA), single-supply comparator designed to operate on either
More information1 IC Logic Families and Characteristics
2141 Electronics and Instrumentation IC1 1 IC Logic Families and Characteristics 1.1 Introduction miniature, low-cost electronics circuits whose components are fabricated on a single, continuous piece
More informationDS75451/2/3 Series Dual Peripheral Drivers
DS75451/2/3 Series Dual Peripheral Drivers General Description The DS7545X series of dual peripheral drivers is a family of versatile devices designed for use in systems that use TTL logic. Typical applications
More informationLecture 7: Digital Logic
Lecture 7: Digital Logic Last time we introduced the concept of digital electronics i.e., one identifies a range of voltages with the value, and another range with the value But we didn t specify these
More informationArchitecture of Computers and Parallel Systems Part 9: Digital Circuits
Architecture of Computers and Parallel Systems Part 9: Digital Circuits Ing. Petr Olivka petr.olivka@vsb.cz Department of Computer Science FEI VSB-TUO Architecture of Computers and Parallel Systems Part
More information36 Logic families and
Unit 4 Outcomes 1. Demonstrate an understanding of logic families and their terms used in their specifications 2. Demonstrate an understanding of time division multiplex (TDM) 3. Demonstrate an understanding
More informationHello, and welcome to the TI Precision Labs video discussing comparator applications, part 4. In this video we will discuss several extra features
Hello, and welcome to the TI Precision Labs video discussing comparator applications, part 4. In this video we will discuss several extra features that are integrated into some comparators to help simplify
More informationMOSFET as a Switch. MOSFET Characteristics Curves
MOSFET as a Switch MOSFET s make very good electronic switches for controlling loads and in CMOS digital circuits as they operate between their cut-off and saturation regions. We saw previously, that the
More informationDS DS Series Dual Peripheral Drivers
DS55451 2 3 4 DS75451 2 3 4 Series Dual Peripheral Drivers General Description Features Y The DS7545X series of dual peripheral drivers is a family of versatile devices designed for use in systems that
More informationHIGH LOW Astable multivibrators HIGH LOW 1:1
1. Multivibrators A multivibrator circuit oscillates between a HIGH state and a LOW state producing a continuous output. Astable multivibrators generally have an even 50% duty cycle, that is that 50% of
More informationLecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1
Lecture 16 Complementary metal oxide semiconductor (CMOS) CMOS 1-1 Outline Complementary metal oxide semiconductor (CMOS) Inverting circuit Properties Operating points Propagation delay Power dissipation
More informationChapter 6 DIFFERENT TYPES OF LOGIC GATES
Chapter 6 DIFFERENT TYPES OF LOGIC GATES Lesson 8 NMOS gates Ch06L8-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline NMOS (n-channel based MOSFETs based circuit) NMOS Features
More informationLogic Families. Describes Process used to implement devices Input and output structure of the device. Four general categories.
Logic Families Characterizing Digital ICs Digital ICs characterized several ways Circuit Complexity Gives measure of number of transistors or gates Within single package Four general categories SSI - Small
More informationPractical Aspects Of Logic Gates
Practical Aspects Of Logic Gates Introduction & Objectives Logic gates are physically implemented as Integrated Circuits (IC). Integrated circuits are implemented in several technologies. Two landmark
More informationTransistor Digital Circuits
Transistor Digital Circuits Switching Transistor Model (on) (on) T n T p Controlled switch model v CT > V CTex ; T- (on); i O > 0; v O 0 v CT < V Thn ; T- (off); i O = 0; v O = V PS v CT > V Thp ; T- (off);
More informationExperiment (1) Principles of Switching
Experiment (1) Principles of Switching Introduction When you use microcontrollers, sometimes you need to control devices that requires more electrical current than a microcontroller can supply; for this,
More informationLecture 11 Digital Circuits (I) THE INVERTER
Lecture 11 Digital Circuits (I) THE INVERTER Outline Introduction to digital circuits The inverter NMOS inverter with resistor pull-up Reading Assignment: Howe and Sodini; Chapter 5, Sections 5.1-5.3 6.12
More information74VHC4046 CMOS Phase Lock Loop
74VHC4046 CMOS Phase Lock Loop General Description The 74VHC4046 is a low power phase lock loop utilizing advanced silicon-gate CMOS technology to obtain high frequency operation both in the phase comparator
More informationDELD UNIT 2. Question Option A Option B Option C Option D Correct Option. Current controlled. high input impedance and high output impedance
Class : S.E.Comp Matoshri College of Engineering and Research Center Nasik Department of Computer Engineering Digital Elecronics and Logic Design (DELD) UNIT - II Subject : DELD Sr. No. 1 Transistor is
More informationINTEGRATED-CIRCUIT LOGIC FAMILIES
C H A P T E R 8 INTEGRATED-CIRCUIT LOGIC FAMILIES OUTLINE 8-1 Digital IC Terminology 8-2 The TTL Logic Family 8-3 TTL Data Sheets 8-4 TTL Series Characteristics 8-5 TTL Loading and Fan-Out 8-6 Other TTL
More informationENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS
ENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS OBJECTIVES : 1. To interpret data sheets supplied by the manufacturers
More informationQuad 2-Input NAND Gate High-Voltage Silicon-Gate CMOS
TECHNICAL DATA Quad 2-Input NAND Gate High-oltage Silicon-Gate CMOS The NAND gates provide the system designer with direct emplementation of the NAND function. Operating oltage Range:.0 to 18 Maximum input
More informationLOGIC FAMILY LOGIC FAMILY
In computer engineering, a logic family may refer to one of two related concepts. A logic family of monolithic digital integrated circuit devices is a group of electronic logic gates constructed using
More informationLecture 11 Circuits numériques (I) L'inverseur
Lecture 11 Circuits numériques (I) L'inverseur Outline Introduction to digital circuits The inverter NMOS inverter with resistor pull-up 6.12 Spring 24 Lecture 11 1 1. Introduction to digital circuits:
More informationDC Electrical Characteristics of MM74HC High-Speed CMOS Logic
DC Electrical Characteristics of MM74HC High-Speed CMOS Logic The input and output characteristics of the MM74HC high-speed CMOS logic family were conceived to meet several basic goals. These goals are
More informationModule 4 : Propagation Delays in MOS Lecture 19 : Analyzing Delay for various Logic Circuits
Module 4 : Propagation Delays in MOS Lecture 19 : Analyzing Delay for various Logic Circuits Objectives In this lecture you will learn the following Ratioed Logic Pass Transistor Logic Dynamic Logic Circuits
More informationLecture Summary Module 1 Switching Algebra and CMOS Logic Gates
Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates Learning Outcome: an ability to analyze and design CMOS logic gates Learning Objectives: 1-1. convert numbers from one base (radix) to another:
More informationLow Power Hex TTL-to-ECL Translator
100324 Low Power Hex TTL-to-ECL Translator General Description The 100324 is a hex translator, designed to convert TTL logic levels to 100K ECL logic levels. The inputs are compatible with standard or
More informationDO NOT COPY DO NOT COPY
184 hapter 3 Digital ircuits Table 3-13 Manufacturers logic data books. Manufacturer Order Number Topics Title Year Texas Instruments SDLD001 74, 74S, 74LS TTL TTL Logic Data Book 1988 Texas Instruments
More informationDigital Systems Power, Speed and Packages II CMPE 650
Speed VLSI focuses on propagation delay, in contrast to digital systems design which focuses on switching time: A B A B rise time propagation delay Faster switching times introduce problems independent
More informationISO-9001 AS9120certi cation ClassQ Military
Datasheet RochesterElectronics ManufacturedComponents Rochester branded components are manufactured using eitherdie/wafers purchasedfrom theoriginalsuppliers orrochesterwafers recreated from the originalip.
More informationMM74HCU04 Hex Inverter
MM74HCU04 Hex Inverter General Description The MM74HCU04 inverters utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard
More informationFST Bit Low Power Bus Switch
2-Bit Low Power Bus Switch General Description The FST3306 is a 2-bit ultra high-speed CMOS FET bus switch with TTL-compatible active LOW control inputs. The low on resistance of the switch allows inputs
More informationFast IC Power Transistor with Thermal Protection
Fast IC Power Transistor with Thermal Protection Introduction Overload protection is perhaps most necessary in power circuitry. This is shown by recent trends in power transistor technology. Safe-area,
More informationUNIVERSAL SINK DRIVER. Supply. Voltage reference. Thermal protection. Short-circuit to V cc protection. Short-circuit to GND detection
NJM UNIERSAL SINK DRIER GENERAL DESCRIPTION NJM is a bipolar universal high-current highly protected low side driver with transparent input and ma continuous -current sink capability. A high-level input
More informationSemiconductors, ICs and Digital Fundamentals
Semiconductors, ICs and Digital Fundamentals The Diode The semiconductor phenomena. Diode performance with ac and dc currents. Diode types: General purpose LED Zener The Diode The semiconductor phenomena
More informationPractice Homework Problems for Module 1
Practice Homework Problems for Module 1 1. Unsigned base conversions (LO 1-1). (a) (2C9E) 16 to base 2 (b) (1101001) 2 to base 10 (c) (1101001) 2 to base 16 (d) (8576) 10 to base 16 (e) (A27F) 16 to base
More informationDesign considerations (D)
7/31/2011 15 Design considerations (D) In order to properly design a system, the designer must consider other items than just the logic of the circuit. We will discuss: Power onsumption Propagation delays
More informationIntroduction to Electronic Devices
Introduction to Electronic Devices (Course Number 300331) Fall 2006 Dr. Dietmar Knipp Assistant Professor of Electrical Engineering Information: http://www.faculty.iubremen.de/dknipp/ Source: Apple Ref.:
More informationUNISONIC TECHNOLOGIES CO., LTD CD4069
UNISONIC TECHNOLOGIES CO., LTD CD4069 INVERTER CIRCUITS DESCRIPTION The UTC CD4069 consists of six inverter circuits and is manufactured using complementary MOS (CMOS) to achieve wide power supply operating
More informationNote that none of the above MAY be a VALID ANSWER.
ECE 270 Learning Outcome 1-1 - Practice Exam / Solution LEARNING OUTCOME #1: an ability to analyze and design CMOS logic gates. Multiple Choice select the single most appropriate response for each question.
More informationElectronics Prof. D. C. Dube Department of Physics Indian Institute of Technology, Delhi
Electronics Prof. D. C. Dube Department of Physics Indian Institute of Technology, Delhi Module No # 05 FETS and MOSFETS Lecture No # 06 FET/MOSFET Amplifiers and their Analysis In the previous lecture
More informationINTEGRATED CIRCUITS. AN243 LVT (Low Voltage Technology) and ALVT (Advanced LVT)
INTEGRATED CIRCUITS LVT (Low Voltage Technology) and ALVT (Advanced LVT) Author: Tinus van de Wouw January 1998 Author: Tinus van de Wouw, Philips Semiconductors, Nijmegen 1 INTRODUCTION Philips Semiconductors
More informationUnit-III. Digital integrated circuits
Unit-III Digital integrated circuits Digital Integrated Circuits: Digital IC characteristics, Digital IC families -RTLand DTL, TL, I2L, TTL, ECL, MOS and CMOS logic circuits, Comparison of digital IC families
More information16 Multiplexers and De-multiplexers using gates and ICs. (74150, 74154)
16 Multiplexers and De-multiplexers using gates and ICs. (74150, 74154) Aim: To design multiplexers and De-multiplexers using gates and ICs. (74150, 74154) Components required: Digital IC Trainer kit,
More informationMC33153P/D. Representative Block Diagram
The MC33153 is specifically designed as an IGBT driver for high power applications that include ac induction motor control, brushless dc motor control and uninterruptible power supplies. Although designed
More informationMAX15070A/MAX15070B 7A Sink, 3A Source, 12ns, SOT23 MOSFET Drivers
General Description The /MAX15070B are high-speed MOSFET drivers capable of sinking 7A and sourcing 3A peak currents. The ICs, which are an enhancement over MAX5048 devices, have inverting and noninverting
More informationAC & DC Characteristics Over Guaranteed Operating Temperature Range
V2 / 9-23-14 Data Sheet The most important thing we build is trust Description: The MADRMA0001 family of quad bias drivers can either be configured to translate TTL signals into the negative voltages required
More informationAdaptive Power MOSFET Driver 1
Adaptive Power MOSFET Driver 1 FEATURES dv/dt and di/dt Control Undervoltage Protection Short-Circuit Protection t rr Shoot-Through Current Limiting Low Quiescent Current CMOS Compatible Inputs Compatible
More informationBasic Logic Circuits
Basic Logic Circuits Required knowledge Measurement of static characteristics of nonlinear circuits. Measurement of current consumption. Measurement of dynamic properties of electrical circuits. Definitions
More informationIC Logic Families and Characteristics. Dr. Mohammad Najim Abdullah
IC Logic Families and Characteristics Introduction miniature, low-cost electronics circuits whose components are fabricated on a single, continuous piece of semiconductor material to perform a high-level
More informationMADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.
Features High Voltage CMOS Technology Four Channel Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost Lead-Free SOIC-16 Plastic Package Halogen-Free Green Mold Compound
More informationCD4538 Dual Precision Monostable
CD4538 Dual Precision Monostable General Description The CD4538BC is a dual, precision monostable multivibrator with independent trigger and reset controls. The device is retriggerable and resettable,
More informationMM74HC132 Quad 2-Input NAND Schmitt Trigger
Quad 2-Input NAND Schmitt Trigger General Description The utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well as the capability
More informationMM74HC221A Dual Non-Retriggerable Monostable Multivibrator
September 1983 Revised January 2004 MM74HC221A Dual Non-Retriggerable Monostable Multivibrator General Description The MM74HC221A high speed monostable multivibrators (one shots) utilize advanced silicon-gate
More informationLogic C1 TTL Buffer Level Shifter. Logic C2. Logic C3. Logic C4
Features Functional Schematic High Voltage CMOS Technology Four Channel Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost 4 mm, 20-lead PQFN Package 100% Matte
More information3. RESISTOR - TRANSISTOR LOGIC CIRCUITS 3.1 AN RTL NOT GATE
3. ESSTO - TANSSTO LOG UTS When a transistor is used in conjunction with resistors to create a logic circuit, it is usually referred to as a resistor-transistor logic or TL for short. n a logic circuit,
More informationEUP V/12V Synchronous Buck PWM Controller DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit. 1
5V/12V Synchronous Buck PWM Controller DESCRIPTION The is a high efficiency, fixed 300kHz frequency, voltage mode, synchronous PWM controller. The device drives two low cost N-channel MOSFETs and is designed
More informationDigital Integrated CircuitDesign
Digital Integrated CircuitDesign Lecture 11 BiCMOS PMOS rray Q1 NMOS rray Y NMOS rray Q2 dib brishamifar EE Department IUST Contents Introduction BiCMOS Devices BiCMOS Inverters BiCMOS Gates BiCMOS Drivers
More informationTC74ACT540P,TC74ACT540F,TC74ACT540FW,TC74ACT540FT TC74ACT541P,TC74ACT541F,TC74ACT541FW,TC74ACT541FT
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74ACT540,541P/F/FW/FT TC74ACT540P,TC74ACT540F,TC74ACT540FW,TC74ACT540FT TC74ACT541P,TC74ACT541F,TC74ACT541FW,TC74ACT541FT Octal Bus Buffer TC74ACT540P/F/FW/FT
More informationSN75374 QUADRUPLE MOSFET DRIVER
SLRS28 SEPTEMBER 1988 Quadruple Circuits Capable of Driving High-Capacitance Loads at High Speeds Output Supply Voltage Range From 5 V to 24 V Low Standby Power Dissipation V CC3 Supply Maximizes Output
More informationTC7WH04FU,TC7WH04FK TC7WH04FU/FK. Triple Inverter. Features. Marking. Pin Assignment (top view)
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7WH04FU,TC7WH04FK TC7WH04FU/FK Triple Inverter The TC7WH04 is an advanced high speed CMOS Inverter fabricated with silicon gate CMOS technology.
More informationTC74AC00P,TC74AC00F,TC74AC00FN,TC74AC00FT
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74AC00P/F/FN/FT TC74AC00P,TC74AC00F,TC74AC00FN,TC74AC00FT Quad 2-Input NAND Gate The TC74AC00 is an advanced high speed CMOS 2-INPUT NAND GATE
More informationMM74HC86 Quad 2-Input Exclusive OR Gate
MM74HC86 Quad 2-Input Exclusive OR Gate Features Typical Propagation Delay: 9ns Wide Operating oltage Range: 2 6 Low Input Current: 1mA Maximum Low Quiescent Current: 20mA Max. (74 Series) Output Drive
More information54LVTH PRELIMINARY. 3.3V 16-Bit Transparent D-Type Latches. Memory DESCRIPTION: FEATURES: Logic Diagram
PRELIMINARY 1OE 1Q1 1Q2 1Q3 1Q4 VCC 1Q5 1Q6 1Q7 1Q8 2Q1 2Q2 2Q3 2Q4 VCC 2Q5 2Q6 2Q7 2Q8 2OE FEATURES: 1 48 54LVTH162373 24 25 1LE 1D1 1D2 1D3 1D4 VCC 1D5 1D6 1D7 1D8 2D1 2D2 2D3 2D4 VCC 2D5 2D6 2D7 2D8
More information