PAPER A 12 b 200 ks/s 0.52 ma 0.47 mm 2 Algorithmic A/D Converter for MEMS Applications
|
|
- Myles Black
- 5 years ago
- Views:
Transcription
1 206 PAPER A 12 b 200 ks/s 0.52 ma 0.47 mm 2 Algorithmic A/D Converter for MEMS Applications Young-Ju KIM, Hee-Cheol CHOI, Members, Seung-Hoon LEE a), and Dongil Dan CHO, Nonmembers SUMMARY This work describes a 12 b 200 ks/s 0.52 ma 0.47 mm 2 ADC for sensor applications such as motor control, 3-phase power control, and CMOS image sensors simultaneously requiring ultra-low power and small size. The proposed ADC is based on the conventional algorithmic architecture with a recycling signal path to optimize sampling rate, resolution, chip area, and power consumption. The input SHA with eight input channels employs a folded-cascode amplifier to achieve a required DC gain and a high phase margin. A 3-D fully symmetric layout with critical signal lines shielded reduces the capacitor and device mismatch of the multiplying D/A converter while switched-bias power-reduction circuits minimize the power consumption of analog amplifiers. Current and voltage references are integrated on chip with optional off-chip voltage references for low glitch noise. The down-sampling clock signal selects the sampling rate of 200 ks/s and 10 ks/s with a further reduced power depending on applications. The prototype ADC in a 0.18 µm n-well 1P6M CMOS process demonstrates a maximum measured DNL and INL within 0.40 LSB and 1.97 LSB and shows a maximum SNDR and SFDR of 55 db and 70 db at all sampling frequencies up to 200 ks/s, respectively. The ADC occupies an active die area of 0.47 mm 2 and consumes 0.94 mw at 200 ks/sand 0.63 mw at 10 ks/s with a 1.8 V supply. key words: algorithmic, low power, MEMS, ADC, CMOS 1. Introduction Many analog integrated circuits are still used as a discrete component, while most digital integrated circuits based on various logic, memories, and micro-processors are implemented on a single chip. Recently large-scale mixedsignal system-on-a-chip (SoC) design techniques have been rapidly developed to integrate a lot of analog and digital circuits and functions on the same chip. Correspondingly high-performance A/D converters (ADCs) for such SoC applications as high-definition video systems, personal mobile communication equipment, high-speed digital networks, and medical devices have been in high demand. Particularly, low-power and small-size ADCs with a resolution exceeding 12 b and a sampling clock rate of several hundreds of ks/s are required for sensor applications such as motor control, 3-phase power control, and CMOS image sensors and communication system applications such as portable multimedia image processing, data acquisition systems, optical networks, and high-speed modems. A variety of circuit design and layout techniques need to be applied to the ADCs to achieve a low-power and small chip-size performance at a 12 b level. The conventional ADCs with a 12 b resolution and a sampling rate of ks/s to MS/s have commonly employed over-sampling architectures, successive approximation register (SAR) types, and algorithmic architectures [1] [9]. Although over-sampling ADCs can realize a high resolution, a relatively high over-sampling input clock is needed and the circuits are too complex to be integrated with digital circuits in a small die area for SoC applications. SAR type ADCs based on a relatively simple circuit architecture are difficult to be implemented in a small area simultaneously with high accuracy since the number of integrated capacitors are exponentially increased with a required resolution. On the other hand, algorithmic ADCs employ a simple architecture, occupy a small chip size, achieve a considerably high resolution, and dissipate a low power based on the small number of required capacitors. This work proposes a low-power algorithmic ADC repeatedly recycling one stage of the conventional pipeline architecture. Recently reported CMOS ADCs with a 12 b resolution and a sampling clock speed of several hundreds of ks/s to several MS/s are compared with the proposed ADC in Table 1 [1] [9]. Most of the ADCs in Table 1 are implemented without on-chip voltage references, occupying a chip area exceeding 1 mm 2 and dissipating a power of several mw to several tens of mw. If the ADCs are integrated with onchip voltage references, larger area and more power consumption than reported may be needed. The ADCs based on a two-stage (1.5 b/stage) algorithmic architecture [1], [9] show good integral non-linearities (INL), but those ADCs Table 1 Conventional 12 b ks/s toms/s CMOS ADCs. Manuscript received March 5, Manuscript revised August 19, The authors are with the Dept. of Electronic Engineering, Sogang University, Seoul , Korea. The author is with the School of Electrical Engineering and Computer Science, Seoul National University, Seoul , Korea. a) hoonlee@sogang.ac.kr DOI: /ietele/e91 c Copyright c 2008 The Institute of Electronics, Information and Communication Engineers
2 KIM et al.: A 12 B 200 KS/S 0.52 MA 0.47 MM 2 ALGORITHMIC A/D CONVERTER FOR MEMS APPLICATIONS 207 with extra calibration techniques show a high power dissipation and large chip area. Although an algorithmic ADC in Table 1 shows a properly optimized area and power consumption [4], the ADC has a high INL problem of 4 LSB. The over-sampling ADC with a chip area of 0.65 mm 2 in Table 1 shows a good performance [7] while the chip area does not include the required digital signal processing block and the ADC consumes 41 mw. The proposed ADC with on-chip voltage references is suitable for SoC applications based on a small chip size of 0.47 mm 2 and a low power consumption of 0.94 mw at 1.8 V. The proposed 12 b 200 ks/s 0.52 ma 0.47 mm µm CMOS ADC employs (1) an algorithmic architecture to optimize power consumption and chip area, (2) a switched-bias power-reduction technique to minimize the power consumption of the sample-and-hold amplifier (SHA) with eight input channels for efficient system interface, (3) a three-dimensional (3-D) fully symmetric capacitor layout for a high capacitor matching accuracy and a switched-bias power-reduction technique similar to the SHA in the multiplying D/A converter (MDAC), and (4) on-chip current and voltage (I/V) references with optional off-chip voltage references and a down-sampling clock (DNCK) signal for a minimum power consumption at a reduced sampling clock of 10 ks/s. 2. Proposed ADC Architecture As shown in Fig. 1, the proposed 12b 200kS/s algorithmic ADC consists of an input SHA, a 2 b MDAC, a 2 b flash ADC, digital correction logic (DCL), on-chip I/V references, and on-chip timing circuits. The non-overlapping clock phases and recycling control phases are internally generated from a single master input clock and the proposed ADC takes 11 master clock cycles to produce a 12 b binary output from an analog input sample. During the first cycle, only one analog input out of eight different inputs connected to eight independent channels is selected by the input MUX with 3 b channel selection pins. The very analog input is sampled on the SHA sampling capacitors for further signal processing. During the next 10 cycles, the SHA repeatedly samples recycled output signals from the MDAC. The flash ADC transmits 2 b digital data to the DCL during each cycle and nonlinear errors such as offsets and clock feed-through in the SHA, the MDAC, and the flash ADC are digitally corrected in the DCL [1], [10]. By using 11 clock cycles from a 2.2 MHz input system clock, the ADC operates at a 200 ks/s conversion rate. The supply- and temperature-insensitive I/V references generate accurate and stable internal currents and voltages and the on-chip timing generator is designed in a module form easily to expand the resolution if needed. 3. ADC Circuit Implementation 3.1 SHA Based on a Switched-Bias Power-Reduction Technique Amplifiers typically use most of the power dissipated in analog or mixed-signal integrated circuits and low-power amplifiers are very critical for low-power system applications. When an input signal is being sampled in the openloop manner during a half clock cycle, amplifiers can be fully or partially turned off to reduce the power consumption. The proposed SHA employs a switched-bias powerreduction technique, which fully cuts off bias currents during a half clock cycle of the open-loop sampling mode and resumes the bias currents in the pre-defined sequence during the next half clock cycle of the holding mode. The folded-cascode op amp and the bias circuit in the SHA using a switched-bias power-reduction technique are shown in Fig. 2. The SHA bias circuit is implemented independently to prevent the interference from other functional circuits. In the conventional power reduction techniques [11], [12], a part of bias currents are supplied to amplifiers during the sampling mode. However the proposed switched-bias power-reduction technique minimizes the power consumption by fully turning off the bias currents for BIAS1, BIAS2, and BIAS4 during the sampling mode as shown in Fig. 2. During the next holding mode, the bias currents of the op amp are resumed in the sequence of BIAS4 followed by BIAS1 and BIAS2 with the help of a current delay cell composed of MN3 and MP3. Although the resumed sequence Fig. 1 Proposed 12 b 200 ks/s algorithmic ADC. Fig. 2 SHA based on a switched-bias power-reduction technique.
3 208 Fig. 3 MDAC based on a switched-bias power-reduction technique. Fig. 4 Proposed 3-D fully symmetric MDAC capacitors for high matching accuracy. may affect the signal settling performance in the holding or amplifying mode, the increased pole-splitting effect between non-dominant pole and unit-gain frequencies due to the proposed sequential biasing improves a phase margin for better signal processing in the next stage MDAC [11]. It is noted the MDAC common-mode voltage can change a little during mode transition, but returns quickly in the original fixed bias voltage. Consequently, the SHA consumes less power by 30% than that without the proposed powerreduction technique while the DC gain and the phase margin of the proposed SHA are 72.7 db and 88.7 at a 200 khz sampling clock, respectively. The proposed SHA has 8 input channels and a 3 b decoder circuit to select a specific input channel for this MEMS application which needs to handle consecutive input signals. The SHA based on a single-stage amplifier employs the conventional two-capacitor flip-around architecture to minimize the power consumption and chip area at a 12 b accuracy and a 200 khz sampling rate. The sampling capacitor of the SHA is designed to be 1 pf considering the 12 b-level thermal noise and accuracy of 1 Vp-p input signals. 3.2 Low-Power MDAC Based on a 3-D Fully Symmetric Capacitor Layout The MDAC is one of the most critical parts in the proposed ADC and employs a two-stage amplifier with foldedand unfolded-cascode architectures based on a switchedbias power-reduction technique similar to the SHA, as illustrated in Fig. 3. The sequence turning off and resuming the bias currents is the same as the SHA and the MDAC consumes less power by 40% including the bias circuit than that without the proposed power-reduction technique. The MDAC capacitor mismatch is very critical to the differential non-linearity (DNL) and integral non-linearity (INL) performance of the ADC. The capacitor mismatch comes from two sources. One is the random error, which is caused primarily by process variations including inappropriate etching and random oxide thickness. The other is the systematic error from parasitic capacitances between capacitors and neighboring signal metal lines. A variety of analog- and digital-domain calibration techniques have been widely invented to overcome the capacitor mismatch errors of high-resolution ADCs [1], [9], [13] [19]. However, the complicated calibration techniques tend to increase the ADC chip area and power consumption. As a consequence, it may not be appropriate for large-scale embedded system applications requiring a small chip area and a lowpower dissipation. The effect of the capacitor mismatch can be reduced by a careful layout technique. The proposed 3-D fully symmetric capacitor layout technique for high matching accuracy is shown in Fig. 4. In Fig. 4, all symmetric unit capacitors are enclosed by all other interconnection metals except the metals for routing the top and bottom plates of capacitors, while both of the unit capacitors and bottom plate signal lines are enclosed by all the employed metal lines in the conventional layout technique [20]. Although the conventional layout technique makes capacitors surrounded physically in the same environment, some signal lines pass through neighboring capacitors and unit capacitors may have functionally different parasitic capacitances each other. On the other hand, the proposed layout technique minimizes the capacitor mismatch physically and functionally by isolating unit capacitors from all the neighboring signal lines. The unit capacitors in the MDAC are designed to be 250 ff considering the kt/c noise, power consumption, and 12 b matching. 3.3 On-Chip CMOS Current and Voltage References A lot of commercially available ADC products still employ off-chip reference voltages, even though on-chip I/V references are in high demand for low-power SoC applications. Moreover, the ADCs operating at a several hundreds of ks/s rarely employ on-chip I/V referencesto minimize the power consumption. The proposed ADC employs on-chip lowpower I/V references for versatile SoC applications. As shown in Fig. 5, the current reference block (IREF) generates internal reference currents and voltages insensitive to supply voltage and temperature variations. The current mismatch within 40% can be calibrated in the digital domain by 3 b IVCN control pins [21]. The power dissipation of the prototype ADC is reduced to a 1 µw level when the power-
4 KIM et al.: A 12 B 200 KS/S 0.52 MA 0.47 MM 2 ALGORITHMIC A/D CONVERTER FOR MEMS APPLICATIONS 209 Fig. 5 mode. On-chip current and voltage references with a low-power DNCK Fig. 6 Die photograph of the prototype 12 b 200 ks/s algorithmic ADC (0.60 mm 0.78 mm). off control (POFF) signal is set to high for portable applications. The external reference (EXTRF) decides to use either on-chip or off-chip reference voltages. Recently, MOS transistors in the weak inversion region rather than the strong inversion region have become one of the important research and development issues for ultra lowpower systems [22] [25]. The proposed ADC is designed to operate in both strong and weak inversion regions to optimize the power consumption with a DNCK signal enabled. The DNCK signal controls the currents of the SHA and the MDAC. With the DNCK low, the ADC operates at a nominal 200kS/s mode in the strong inversion region. On the other hand, with the DNCK high, the ADC operates at a low-power 10 ks/s DNCK mode in the weak inversion region. Although the conventional ADCs tend to use internal or external bypass capacitors at the output nodes of voltage references to reduce switching noise, the proposed reference circuit reduces the noise without any internal and external bypass capacitors. 4. Prototype ADC Measurements Fig. 7 Measured DNL and INL of the prototype ADC. The prototype 12 b 200 ks/s algorithmic ADC is implemented in a 0.18 µm n-well 1P6M CMOS process as shown in Fig. 6. The proposed ADC only employs the limited number of external pins such as inputs, outputs, and power supplies for the use as a core IP block of various mixed-signal integrated systems. The ADC occupies an active die area of 0.47 mm 2 (0.60 mm 0.78 mm). The blocks indicated by bold lines represent on-chip PMOS decoupling capacitors. The prototype ADC nominally works at a power supply from 1.6 V to 2.0 V. With the DNCK low, the ADC operates at a nominal 200 ks/s mode and dissipates 0.94 mw at 1.8 V. The ADC with the DNCK high operates at a low-power 10 ks/s DNCK mode and dissipates a power of 0.63 mw at 1.8 V. The measured maximum DNL and INL of the prototype ADC are 0.40 LSB and 1.97 LSB, respectively, as illustrated in Fig. 7. Figure 8(a) and Fig. 8(b) illustrate the typical signal spectrum measured with a 10 khz input sine wave at a nominal 200 ks/s mode and with a 1 khz input sine wave at a Fig. 8 Signal spectrum measured with analog inputs and sampling clocks at (a) a nominal 200 ks/s mode and (b) a low-power 10 ks/s DNCK mode. low-power 10 ks/s DNCK mode, respectively. The signal-to-noise-and-distortion-ratio (SNDR) and the spurious-free dynamic-range (SFDR) in Fig. 9(a) are measured at different sampling rates up to 200 ks/s with a 10 khz input. With the sampling rates increased to 200 ks/s, the SNDR and the SFDR are maintained above 55 db and 70 db, respectively. The SNDR and the SFDR in Fig. 9(b) are measured with increased input frequencies at a sampling rate of 200 ks/s. With input frequencies increased to 100 khz, the SNDR and the SFDR are maintained over
5 210 Table 2 Measured performance of the prototype ADC. 5. Conclusion Fig. 9 Measured dynamic performance of the prototype ADC at a nominal 200 ks/s mode: SFDR and SNDR versus (a) fs and (b) fin. Fig. 10 Measured dynamic performance of the prototype ADC at a lowpower 10 ks/s DNCK mode : SFDR and SNDR versus (a) fs and (b) fin. 55 db and 68 db, respectively. The prototype ADC is also evaluated at a low-power DNCK mode of 10 ks/s. The SNDR and the SFDR in Fig. 10(a) are measured at different sampling rates up to 10 ks/s with a 1 khz input. With the sampling rates increased to the 10 ks/s, the SNDR and the SFDR are maintained above 55 db and 70 db, respectively. The SNDR and the SFDR in Fig. 10(b) are measured with increased input frequencies at a sampling rate of 10 ks/s. With the input frequencies increased to the 5 khz, the SNDR and the SFDR are maintained over 55 db and 70 db, respectively. The measured performance of the proposed prototype ADC is summarized in Table 2. This work describes a 12 b 200 ks/s 0.52mA 0.47mm 2 algorithmic ADC for sensor and communication system applications such as motor control, 3-phase power control, optical networks, and high speed modems simultaneously requiring ultra low-power and small chip area. The following circuit design techniques are considered to obtain the required target performance. First, the proposed ADC employs the conventional algorithmic architecture which consists of a SHA, an MDAC, and a flash ADC to optimize resolution and power consumption. Second, the input SHA has 8 input channels for diverse system applications and a simple decoder to select each input channel. Third, the proposed MDAC employs 3-D fully symmetric layout techniques for high capacitor matching accuracy by isolating unit capacitors physically and functionally from all neighboring signal lines. Fourth, the switched-bias power-reduction technique in the SHA and the MDAC reduces the power dissipation properly by switching bias currents during the sampling and holding phases. Fifth, the proposed ADC integrates on-chip lowpower I/V references with optional off-chip voltage references and a DNCK signal for minimizing the power consumption at 10 ks/s in the weak inversion region. On-chip PMOS decoupling capacitors suppress the coupling noise and EMI problems of the ADC. The prototype ADC in a 0.18 µm n-well1p6mcmos technology demonstrates the measured maximum DNL and INL of 0.40 LSB and 1.97 LSB, respectively. The ADC shows the maximum SNDR and SFDR of 55 db and 70 db at all sampling frequencies up to 200 ks/s, respectively. The active die area is 0.47 mm 2 and the chip consumes 0.94 mw at a nominal 200 ks/s mode and 0.63 mw at a low-power 10 ks/s DNCK mode at a 1.8 V supply. Acknowledgement This work was partly supported by the Nano IP/SoC Promotion Group of Seoul R&BD Program 2007 and the IDEC of KAIST.
6 KIM et al.: A 12 B 200 KS/S 0.52 MA 0.47 MM 2 ALGORITHMIC A/D CONVERTER FOR MEMS APPLICATIONS 211 References [1] H.S. Lee, A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADC, IEEE J. Solid-State Circuits, vol.29, no.4, pp , April [2] J.S. Wang and C.L. Wey, A 12-bit 100-ns/bit 1.9-mW CMOS switched-current cyclic A/D converter, IEEE Trans. Circuits Syst. II, vol.46, no.5, pp , May [3] K. Satou, R. Tsuji, M. Sahoda, H. Otsuka, K. Mori, and T. Iida, A 12 bit 1 MHz ACD with 1 mw power consumption, Proc. IEEE CICC, pp , May [4] M. Furuta, S. Kawahito, T. Inoue, and Y. Nishikawa, A cyclic A/D converter with pixel noise and column-wise offset cancellation for CMOS image sensors, 7H1, Proc. European Solid-State Circuits Conf., pp , Sept [5] G. Promitzer, 12-bit low-power fully differential switched capacitor noncalibrating successive approximation ADC with 1 MS/s, IEEE J. Solid-State Circuits, vol.36, no.7, pp , July [6] L. Cong and W.C. Black, A new charge redistribution D/A and A/D converter technique pseudo C-2C ladder, IEEE Midwest Symposium, vol.1, pp , Aug [7] J. Doyle, K. Gallagher, and C. Lyden, A low power 12-bit ADC for systems applications, IEE Colloquium, pp.17/1 17/4, Sept [8] B.P. Brandt and B.A. Wooley, A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion, IEEE J. Solid-State Circuits, vol.26, no.12, pp , Dec [9] J. Li, G.C. Ahn, D.Y. Chang, and U.K. Moon, A 0.9-V 12-mW 5-MSPS algorithmic ADC with 77-dB SFDR, IEEE J. Solid-State Circuits, vol.40, no.4, pp , April [10] C. Mangelsdorf, S.H. Lee, M. Martin, H. Malik, T. Fukuda, and H. Matsumoto, Design for testability in digitally-corrected ADC s, ISSCC Dig. Tech. Papers, pp.70 71, Feb [11] D.Y. Chang and S.H. Lee, Design techniques for a low-power lowcost CMOS A/D converter, IEEE J. Solid-State Circuits, vol.33, no.8, pp , Aug [12] B.L. Jeon and S.H. Lee, A 10 b 50 MHz 320 MW CMOS A/D converter for video applications, Trans. Consumer Electronics, vol.45, no.1, pp , Feb [13] S.T. Ryu, S. Ray, B.S. Song, G.H. Cho, and K. Bacrania, A 14 b- linear capacitor self-trimming pipelined ADC, ISSCC Dig. Tech. Papers, pp , Feb [14] S.Y. Chuang and T.L. Sculley, A digitally self-calibrating 14-bit 10- MHz CMOS pipelined A/D converter, IEEE J. Solid-State Circuits, vol.37, no.6, pp , June [15] J. Guilherme, P. Figueiredo, P. Azevedo, G. Minderico, A. Leal, J. Vital, and J. Franca, A pipeline 15-b 10-Msample/s analog-todigital converter for ADSL applications, IEEE International Symposium on Circuits and Systems, pp , May [16] H.C. Liu, Z.M. Lee, and J.T. Wu, A 15 b 20 MS/s CMOS pipelined ADC with digital background calibration, ISSCC Dig. Tech. Papers, pp , Feb [17] E. Siragusa and I. Galton, A digitally enhanced 1.8 V 15 b 40 MS/s CMOS pipelined ADC, ISSCC Dig. Tech. Papers, pp , Feb [18] H.C. Liu, Z.M. Lee, and J.T. Wu, A 15-b 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration, IEEE J. Solid-State Circuits, vol.40, no.5, pp , May [19] S. Hisano and S.E. Sapp, A 16-bit, 20 MSPS CMOS pipeline ADC with direct INL detection algorithm, Proc. IEEE CICC, pp , Sept [20] H.C. Choi, S.B. You, H.Y. Lee, H.J. Park, and J.W. Kim, A calibration-free 3 V 16 b 500 ks/s6mw0.5mm 2 ADC with 0.13 µm CMOS, Symp. VLSI Circuits Dig. Tech. Papers, pp.76 77, June [21] Y.J. Cho and S.H. Lee, An 11 b 70-MHz 1.2-mm 2 49-mW 0.18-µm CMOS ADC with on-chip current/voltage references, IEEE Trans. Circuits Syst. I, vol.52, no.10, pp , Oct [22] D.J. Comer and D.T. Comer, Using the weak inversion region to optimize input stage design of CMOS op amp, IEEE Trans. Circuits Syst. II, vol.51, no.1, pp.8 14, Jan [23] C. Popa and D. Coada, A new linearization technique for a CMOS differential amplifier using bulk-driven weak inversion MOS transistors, Symp. Signals Circuits and Systems, vol.2, no.1, pp , July [24] E. Seevinck, E.A. Vittoz, M. du Plessis, T. Joubert, and W. Beetge, CMOS translinear circuits for minimum supply voltage, IEEE Trans. Circuits Syst. II, vol.47, no.12, pp , Dec [25] C.C. Enz and E.A. Vittoz, CMOS low-power analog circuit design, IEEE International Symposium on Circuits and Systems, Chapter 1.2 of Tutorials, pp , May Young-Ju Kim received the B.S. and M.S. degrees in Electronic Engineering from Sogang University, Seoul, Korea, in 2005 and 2007, where he is currently pursuing the Ph.D. degree. His current interests are in the design of high-resolution low-power CMOS data converters and very high-speed mixed-mode integrated systems. Hee-Cheol Choi was born in Seoul, Korea. He received the B.S. and M.S. degrees in Electronic Engineering from Sogang University, Seoul, Korea, in 1994 and From 1996 to 2006, He worked as a senior engineer at Samsung Electronics. He has been in the Ph.D. program at Sogang University since His research interests are high-resolution low-power CMOS data converters and analog front ends for video signal processing. Seung-Hoon Lee received the B.S. and M.S. degrees with honors in Electronics Engineering from Seoul National University, Seoul, Korea, in 1984 and in 1986, respectively, and the Ph.D. degree in Electrical and Computer Engineering from the University of Illinois, Urbana- Champaign, in From 1990 to 1993, he was with Analog Devices Semiconductor, Wilmington, MA, as a Senior Design Engineer. Since 1993, he has been with the Department of Electronic Engineering, Sogang University, Seoul, Korea, where he is now a Professor. He has published hundreds of international and domestic journal and conference papers, IPs, books, technical reports, and patents, while he has been serving as the editor of the IEEK Journal of Semiconductor Devices, Circuits, and Systems and a TPC member of many international and domestic conferences including the IEEE Symposium on VLSI Circuits. His current interest is in the design and testing of high-resolution high-speed CMOS data converters, CMOS communication circuits, integrated sensors, and mixed- mode integrated systems.
7 212 Dongil Dan Cho received the BSME degree from Carnegie-Mellon University, Pittsburgh, PA, in 1980, and the M.S. degree and Ph.D. degrees from Massachusetts Institute of Technology, Cambridge, in 1984 and 1987, respectively. From 1987 to 1993, he was assistant professor in the Mechanical and Aerospace Engineering Department, Princeton University, Princeton, NJ. In 1993, he joined the Department of Control and Instrumentation Engineering, Seoul National University, Seoul, South Korea, where he is currently professor in the School of Electrical Engineering and Computer Science. He was the director of Microsystem Technology Center for , President of Korean MEMS Research Association for His research interests include silicon micro and nano processes, silicon micro inertial sensors, bio MEMS and RF MEMS. From 1992 to 1997, he was Editor for the IEEE/ASME Journal of MEMS and Associate Editor for the IOP Journal of Micromechanics and Microengineering. He also served as Acting Associate Editor for the ASME Transactions Journal of Dynamic Systems, Measurement, and Control in He is an Associate Editor for VSP Journal of Micromechatronics since 1999, Editor for the IEEE/ASME Journal of MEMS since 2000, Editorial board member for Sensors and Materials since 2003, and International Editorial Board for International Journal of Advanced Robotics since 2003.
RECENTLY, low-voltage and low-power circuit design
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 4, APRIL 2008 319 A Programmable 0.8-V 10-bit 60-MS/s 19.2-mW 0.13-m CMOS ADC Operating Down to 0.5 V Hee-Cheol Choi, Young-Ju
More information2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS
2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS November 30 - December 3, 2008 Venetian Macao Resort-Hotel Macao, China IEEE Catalog Number: CFP08APC-USB ISBN: 978-1-4244-2342-2 Library of Congress:
More informationA Rail-to-Rail Input 12b 2 MS/s 0.18 µm CMOS Cyclic ADC for Touch Screen Applications
160 HEE-CHEOL CHOI et al : A RAIL-TO-RAIL INPUT 12B 2 MS/S 0.18 µm CMOS CYCLIC ADC FOR TOUCH SCREEN APPLICATIONS A Rail-to-Rail Input 12b 2 MS/s 0.18 µm CMOS Cyclic ADC for Touch Screen Applications Hee-Cheol
More information620 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 45, NO. 3, MARCH /$ IEEE
620 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 45, NO. 3, MARCH 2010 A 12 bit 50 MS/s CMOS Nyquist A/D Converter With a Fully Differential Class-AB Switched Op-Amp Young-Ju Kim, Hee-Cheol Choi, Gil-Cho
More information/$ IEEE
894 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 56, NO. 5, MAY 2009 A 1.2-V 12-b 120-MS/s SHA-Free Dual-Channel Nyquist ADC Based on Midcode Calibration Hee-Cheol Choi, Young-Ju Kim,
More informationPAPER A 10 b 200 MS/s1.8mm 2 83 mw 0.13 µm CMOS ADC Based on Highly Linear Integrated Capacitors
IEICE TRANS. ELECTRON., VOL.E90 C, NO.10 OCTOBER 2007 2037 PAPER A 10 b 200 MS/s1.8mm 2 83 mw 0.13 µm CMOS ADC Based on Highly Linear Integrated Capacitors Young-Ju KIM, Young-Jae CHO, Members, Doo-Hwan
More informationA 12b 100 MS/s Three-Step Hybrid Pipeline ADC Based on Time-Interleaved SAR ADCs
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.2, APRIL, 2014 http://dx.doi.org/10.5573/jsts.2014.14.2.189 A 12b 100 MS/s Three-Step Hybrid ADC Based on Time-Interleaved SAR ADCs Jun-Sang
More informationPAPER A Single Amplifier-Based 12-bit 100 MS/s 1V19mW0.13µm CMOS ADC with Various Power and Area Minimized Circuit Techniques
1282 PAPER A Single Amplifier-Based 12-bit 100 MS/s 1V19mW0.13µm CMOS ADC with Various Power and Area Minimized Circuit Techniques Byeong-Woo KOO, Member, Seung-Jae PARK, Gil-Cho AHN, and Seung-Hoon LEE
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,
More informationPower (mw) DNL/INL (LSB) 200k / / /
동부하이텍공정 IP LIST 2010. 07. 25 서강대학교집적회로설계연구실 IP fsample (MS/s) VDD (V) Power (mw) / (LSB) Area (mm 2 ) Process (um) Comments [1] 12-bit ADC [2] 12-bit ADC [3] 10-bit ADC [4] 15-bit ADC [5] 13-bit ADC 200k
More informationA 2.5 V 109 db DR ADC for Audio Application
276 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.10, NO.4, DECEMBER, 2010 A 2.5 V 109 db DR ADC for Audio Application Gwangyol Noh and Gil-Cho Ahn Abstract A 2.5 V feed-forward second-order deltasigma
More informationWITH the recent development of communication systems
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 58, NO. 9, SEPTEMBER 2011 2127 A 12b 50 MS/s 21.6 mw 0.18 m CMOS ADC Maximally Sharing Capacitors and Op-Amps Kyung-Hoon Lee, Student Member,
More informationA b dual-mode low-noise pipeline ADC for high-end CMOS image sensors
Analog Integr Circ Sig Process (2014) 80:437 447 DOI 10.1007/s10470-014-0356-3 A 14 10 b dual-mode low-noise pipeline ADC for high-end CMOS image sensors Suk-Hee Cho Jun-Sang Park Gil-Cho Ahn Seung-Hoon
More informationA Two-channel 10b 160 MS/s 28 nm CMOS Asynchronous Pipelined-SAR ADC with Low Channel Mismatch
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.5, OCTOBER, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.5.636 ISSN(Online) 2233-4866 A Two-channel 10b 160 MS/s 28 nm CMOS
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.3
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.3 25.3 A 96dB SFDR 50MS/s Digitally Enhanced CMOS Pipeline A/D Converter K. Nair, R. Harjani University of Minnesota, Minneapolis, MN Analog-to-digital
More informationA 35 fj 10b 160 MS/s Pipelined- SAR ADC with Decoupled Flip- Around MDAC and Self- Embedded Offset Cancellation
Y. Zu, C.- H. Chan, S.- W. Sin, S.- P. U, R.P. Martins, F. Maloberti: "A 35 fj 10b 160 MS/s Pipelined-SAR ADC with Decoupled Flip-Around MDAC and Self- Embedded Offset Cancellation"; IEEE Asian Solid-
More informationA 12-bit 100kS/s SAR ADC for Biomedical Applications. Sung-Chan Rho 1 and Shin-Il Lim 2. Seoul, Korea. Abstract
, pp.17-22 http://dx.doi.org/10.14257/ijunesst.2016.9.8.02 A 12-bit 100kS/s SAR ADC for Biomedical Applications Sung-Chan Rho 1 and Shin-Il Lim 2 1 Department of Electronics and Computer Engineering, Seokyeong
More informationA PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER
A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER M. Taherzadeh-Sani, R. Lotfi, and O. Shoaei ABSTRACT A novel class-ab architecture for single-stage operational amplifiers is presented. The structure
More informationA Multichannel Pipeline Analog-to-Digital Converter for an Integrated 3-D Ultrasound Imaging System
1266 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 7, JULY 2003 A Multichannel Pipeline Analog-to-Digital Converter for an Integrated 3-D Ultrasound Imaging System Kambiz Kaviani, Student Member,
More informationA 14-bit 2.5 GS/s DAC based on Multi-Clock Synchronization. Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng, Haitao Guan, Jinhao Wang, Yan Ren
Joint International Mechanical, Electronic and Information Technology Conference (JIMET 2015) A 14-bit 2.5 GS/s based on Multi-Clock Synchronization Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng,
More informationDESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY
DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY Neha Bakawale Departmentof Electronics & Instrumentation Engineering, Shri G. S. Institute of
More informationDesign of a Low Power Current Steering Digital to Analog Converter in CMOS
Design of a Low Power Current Steering Digital to Analog Converter in CMOS Ranjan Kumar Mahapatro M. Tech, Dept. of ECE Centurion University of Technology & Management Paralakhemundi, India Sandipan Pine
More informationA design of 16-bit adiabatic Microprocessor core
194 A design of 16-bit adiabatic Microprocessor core Youngjoon Shin, Hanseung Lee, Yong Moon, and Chanho Lee Abstract A 16-bit adiabatic low-power Microprocessor core is designed. The processor consists
More informationA 42 fj 8-bit 1.0-GS/s folding and interpolating ADC with 1 GHz signal bandwidth
LETTER IEICE Electronics Express, Vol.11, No.2, 1 9 A 42 fj 8-bit 1.0-GS/s folding and interpolating ADC with 1 GHz signal bandwidth Mingshuo Wang a), Fan Ye, Wei Li, and Junyan Ren b) State Key Laboratory
More informationTHE pipelined ADC architecture has been adopted into
1468 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 9, SEPTEMBER 2004 A 1.8-V 67-mW 10-bit 100-MS/s Pipelined ADC Using Time-Shifted CDS Technique Jipeng Li, Member, IEEE, and Un-Ku Moon, Senior Member,
More informationIndex terms: Analog to Digital conversion, capacitor sharing, high speed OPAMP-sharing pipelined analog to digital convertor, Low power.
Pipeline ADC using Switched Capacitor Sharing Technique with 2.5 V, 10-bit Ankit Jain Dept. of Electronics and Communication, Indore Institute of Science & Technology, Indore, India Abstract: This paper
More informationA Two- Bit- per- Cycle Successive- Approximation ADC with Background Offset Calibration
M. Casubolo, M. Grassi, A. Lombardi, F. Maloberti, P. Malcovati: "A Two-Bit-per- Cycle Successive-Approximation ADC with Background Calibration"; 15th IEEE Int. Conf. on Electronics, Circuits and Systems,
More informationDesign of Pipeline Analog to Digital Converter
Design of Pipeline Analog to Digital Converter Vivek Tripathi, Chandrajit Debnath, Rakesh Malik STMicroelectronics The pipeline analog-to-digital converter (ADC) architecture is the most popular topology
More informationA NOVEL MDAC SUITABLE FOR A 14B, 120MS/S ADC, USING A NEW FOLDED CASCODE OP-AMP
A NOVEL MDAC SUITABLE FOR A 14B, 120MS/S ADC, USING A NEW FOLDED CASCODE OP-AMP Noushin Ghaderi 1, Khayrollah Hadidi 2 and Bahar Barani 3 1 Faculty of Engineering, Shahrekord University, Shahrekord, Iran
More informationA 4b/cycle Flash-assisted SAR ADC with Comparator Speed-boosting Technique
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.18, NO.2, APRIL, 2018 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2018.18.2.281 ISSN(Online) 2233-4866 A 4b/cycle Flash-assisted SAR ADC with
More informationTHE USE of multibit quantizers in oversampling analogto-digital
966 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 12, DECEMBER 2010 A New DAC Mismatch Shaping Technique for Sigma Delta Modulators Mohamed Aboudina, Member, IEEE, and Behzad
More informationDESIGN OF A 500MHZ, 4-BIT LOW POWER ADC FOR UWB APPLICATION
DESIGN OF A 500MHZ, 4-BIT LOW POWER ADC FOR UWB APPLICATION SANTOSH KUMAR PATNAIK 1, DR. SWAPNA BANERJEE 2 1,2 E & ECE Department, Indian Institute of Technology, Kharagpur, Kharagpur, India Abstract-This
More informationA Successive Approximation ADC based on a new Segmented DAC
A Successive Approximation ADC based on a new Segmented DAC segmented current-mode DAC successive approximation ADC bi-direction segmented current-mode DAC DAC INL 0.47 LSB DNL 0.154 LSB DAC 3V 8 2MS/s
More informationIN RECENT years, low-dropout linear regulators (LDOs) are
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 9, SEPTEMBER 2005 563 Design of Low-Power Analog Drivers Based on Slew-Rate Enhancement Circuits for CMOS Low-Dropout Regulators
More informationAnalysis of 1=f Noise in CMOS Preamplifier With CDS Circuit
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 49, NO. 4, AUGUST 2002 1819 Analysis of 1=f Noise in CMOS Preamplifier With CDS Circuit Tae-Hoon Lee, Gyuseong Cho, Hee Joon Kim, Seung Wook Lee, Wanno Lee, and
More informationA CMOS Analog Front-End for Driving a High-Speed SAR ADC in Low-Power Ultrasound Imaging Systems
A CMOS Analog Front-End for Driving a High-Speed SAR ADC in Low-Power Ultrasound Imaging Systems Taehoon Kim, Han Yang, Sangmin Shin, Hyongmin Lee and Suhwan Kim Electrical and Computer Engineering and
More informationBootstrapped ring oscillator with feedforward inputs for ultra-low-voltage application
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.* No.*,*-* Bootstrapped ring oscillator with feedforward
More informationA single-slope 80MS/s ADC using two-step time-to-digital conversion
A single-slope 80MS/s ADC using two-step time-to-digital conversion The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published
More informationDeep-Submicron CMOS Design Methodology for High-Performance Low- Power Analog-to-Digital Converters
Deep-Submicron CMOS Design Methodology for High-Performance Low- Power Analog-to-Digital Converters Abstract In this paper, we present a complete design methodology for high-performance low-power Analog-to-Digital
More informationA 10Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit for Backplane Interface
Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTEMS, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November 1-3, 2006 225 A 10Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit
More informationA low power 12-bit and 25-MS/s pipelined ADC for the ILC/Ecal integrated readout
A low power 12-bit and 25-MS/s pipelined ADC for the ILC/Ecal integrated readout F. Rarbi, D. Dzahini, L. Gallin-Martel To cite this version: F. Rarbi, D. Dzahini, L. Gallin-Martel. A low power 12-bit
More informationWITH the rapid evolution of liquid crystal display (LCD)
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 2, FEBRUARY 2008 371 A 10-Bit LCD Column Driver With Piecewise Linear Digital-to-Analog Converters Chih-Wen Lu, Member, IEEE, and Lung-Chien Huang Abstract
More informationA 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier
A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier Hyunui Lee, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology, Japan Outline Background Body voltage controlled
More informationLow-Power Pipelined ADC Design for Wireless LANs
Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,
More informationPublication [P3] By choosing to view this document, you agree to all provisions of the copyright laws protecting it.
Publication [P3] Copyright c 2006 IEEE. Reprinted, with permission, from Proceedings of IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 5-9 Feb. 2006, pp. 488 489. This
More informationSUCCESSIVE approximation register (SAR) analog-todigital
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 45, NO. 4, APRIL 2010 731 A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure Chun-Cheng Liu, Student Member, IEEE, Soon-Jyh Chang, Member,
More informationA 80Ms/sec 10bit PIPELINED ADC Using 1.5Bit Stages And Built-in Digital Error Correction Logic
A 80Ms/sec 10bit PIPELINED ADC Using 1.5Bit Stages And Built-in Digital Error Correction Logic Abstract P.Prasad Rao 1 and Prof.K.Lal Kishore 2, 1 Research Scholar, JNTU-Hyderabad prasadrao_hod@yahoo.co.in
More informationA 12b 50MS/s 2.1mW SAR ADC with redundancy and digital background calibration
A b 5MS/s.mW SAR ADC with redundancy and digital background calibration The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As
More informationDesign of 10-bit current steering DAC with binary and segmented architecture
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 13, Issue 3 Ver. III (May. June. 2018), PP 62-66 www.iosrjournals.org Design of 10-bit current
More informationA Random and Systematic Jitter Suppressed DLL-Based Clock Generator with Effective Negative Feedback Loop
A Random and Systematic Jitter Suppressed DLL-Based Clock Generator with Effective Negative Feedback Loop Seong-Jin An 1 and Young-Shig Choi 2 Department of Electronic Engineering, Pukyong National University
More informationDigital Calibration for Current-Steering DAC Linearity Enhancement
Digital Calibration for Current-Steering DAC Linearity Enhancement Faculty of Science and Technology, Division of Electronics & Informatics Gunma University Shaiful Nizam Mohyar, Haruo Kobayashi Gunma
More informationA 10-Bit 500-MS/s 55-mW CMOS ADC Ashutosh Verma, Member, IEEE, and Behzad Razavi, Fellow, IEEE
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 11, NOVEMBER 2009 3039 A 10-Bit 500-MS/s 55-mW CMOS ADC Ashutosh Verma, Member, IEEE, and Behzad Razavi, Fellow, IEEE Abstract A pipelined ADC incorporates
More informationA Digital Readout IC with Digital Offset Canceller for Capacitive Sensors
http://dx.doi.org/10.5573/jsts.2012.12.3.278 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.12, NO.3, SEPTEMBER, 2012 A Digital Readout IC with Digital Offset Canceller for Capacitive Sensors Dong-Hyuk
More informationA Low-Power 6-b Integrating-Pipeline Hybrid Analog-to-Digital Converter
A Low-Power 6-b Integrating-Pipeline Hybrid Analog-to-Digital Converter Quentin Diduck, Martin Margala * Electrical and Computer Engineering Department 526 Computer Studies Bldg., PO Box 270231 University
More informationA 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction. Andrea Panigada, Ian Galton
A 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction Andrea Panigada, Ian Galton University of California at San Diego, La Jolla, CA INTEGRATED SIGNAL PROCESSING
More informationSecond-Order Sigma-Delta Modulator in Standard CMOS Technology
SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 1, No. 3, November 2004, 37-44 Second-Order Sigma-Delta Modulator in Standard CMOS Technology Dragiša Milovanović 1, Milan Savić 1, Miljan Nikolić 1 Abstract:
More informationAll-digital ramp waveform generator for two-step single-slope ADC
All-digital ramp waveform generator for two-step single-slope ADC Tetsuya Iizuka a) and Kunihiro Asada VLSI Design and Education Center (VDEC), University of Tokyo 2-11-16 Yayoi, Bunkyo-ku, Tokyo 113-0032,
More informationA Digitally Enhanced 1.8-V 15-b 40- Msample/s CMOS Pipelined ADC
A Digitally Enhanced.8-V 5-b 4- Msample/s CMOS d ADC Eric Siragusa and Ian Galton University of California San Diego Now with Analog Devices San Diego California Outline Conventional PADC Example Digitally
More informationDesign of Successive Approximation Analog to Digital Converter with Modified DAC
Design of Successive Approximation Analog to Digital Converter with Modified DAC Nikhil A. Bobade Dr. Mahendra A. Gaikwad Prof. Jayshri D. Dhande Dept. of Electronics Professor Assistant Professor Nagpur
More informationDesign of 8 Bit Current steering DAC
Vineet Tiwari 1,Prof.Sanjeev Ranjan 2,Prof. Vivek Baghel 3 1 2 Department of Electronics and Telecommunication Engineering 1 2 Disha Institute of Management & Technology,Raipur,India 3 Department of Electronics
More informationPIPELINED analog-to-digital converters (ADCs) are
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 5, MAY 2005 1047 A 15-b 40-MS/s CMOS Pipelined Analog-to-Digital Converter With Digital Background Calibration Hung-Chih Liu, Member, IEEE, Zwei-Mei Lee,
More informationPipeline vs. Sigma Delta ADC for Communications Applications
Pipeline vs. Sigma Delta ADC for Communications Applications Noel O Riordan, Mixed-Signal IP Group, S3 Semiconductors noel.oriordan@s3group.com Introduction The Analog-to-Digital Converter (ADC) is a key
More informationA Two-Chip Interface for a MEMS Accelerometer
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 51, NO. 4, AUGUST 2002 853 A Two-Chip Interface for a MEMS Accelerometer Tetsuya Kajita, Student Member, IEEE, Un-Ku Moon, Senior Member, IEEE,
More informationTae-Kwang Jang. Electrical Engineering, University of Michigan
Education Tae-Kwang Jang Electrical Engineering, University of Michigan E-Mail: tkjang@umich.edu Ph.D. in Electrical Engineering, University of Michigan September 2013 November 2017 Dissertation title:
More informationStudy of High Speed Buffer Amplifier using Microwind
Study of High Speed Buffer Amplifier using Microwind Amrita Shukla M Tech Scholar NIIST Bhopal, India Puran Gaur HOD, NIIST Bhopal India Braj Bihari Soni Asst. Prof. NIIST Bhopal India ABSTRACT This paper
More informationA SAR-Assisted Two-Stage Pipeline ADC Chun C. Lee, Member, IEEE, and Michael P. Flynn, Senior Member, IEEE
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 46, NO. 4, APRIL 2011 859 A SAR-Assisted Two-Stage Pipeline ADC Chun C. Lee, Member, IEEE, and Michael P. Flynn, Senior Member, IEEE Abstract Successive approximation
More informationA new structure of substage in pipelined analog-to-digital converters
February 2009, 16(1): 86 90 www.sciencedirect.com/science/journal/10058885 The Journal of China Universities of Posts and Telecommunications www.buptjournal.cn/xben new structure of substage in pipelined
More informationVLSI DESIGN OF 12-BIT ADC WITH 1GSPS IN 180NM CMOS INTEGRATING WITH SAR AND TWO-STEP FLASH ADC
VLSI DESIGN OF 12-BIT ADC WITH 1GSPS IN 180NM CMOS INTEGRATING WITH SAR AND TWO-STEP FLASH ADC 1 K.LOKESH KRISHNA, 2 T.RAMASHRI 1 Associate Professor, Department of ECE, Sri Venkateswara College of Engineering
More informationAcronyms. ADC analog-to-digital converter. BEOL back-end-of-line
Acronyms ADC analog-to-digital converter BEOL back-end-of-line CDF cumulative distribution function CMOS complementary metal-oxide-semiconductor CPU central processing unit CR charge-redistribution CS
More informationAn Optimized DAC Timing Strategy in SAR ADC with Considering the Overshoot Effect
Journal of Electrical and Electronic Engineering 2015; 3(2): 19-24 Published online March 31, 2015 (http://www.sciencepublishinggroup.com/j/jeee) doi: 10.11648/j.jeee.20150302.12 ISSN: 2329-1613 (Print);
More informationTHE increasing demand for high-resolution analog-to-digital
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 51, NO. 11, NOVEMBER 2004 2133 Radix-Based Digital Calibration Techniques for Multi-Stage Recycling Pipelined ADCs Dong-Young Chang, Member,
More informationA 19-bit column-parallel folding-integration/cyclic cascaded ADC with a pre-charging technique for CMOS image sensors
LETTER IEICE Electronics Express, Vol.14, No.2, 1 12 A 19-bit column-parallel folding-integration/cyclic cascaded ADC with a pre-charging technique for CMOS image sensors Tongxi Wang a), Min-Woong Seo
More informationProposing. An Interpolated Pipeline ADC
Proposing An Interpolated Pipeline ADC Akira Matsuzawa Tokyo Institute of Technology, Japan Matsuzawa & Okada Lab. Background 38GHz long range mm-wave system Role of long range mm-wave Current Optical
More informationCAPACITOR mismatch is a major source of missing codes
1626 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 7, JULY 2008 An 11-Bit 45 MS/s Pipelined ADC With Rapid Calibration of DAC Errors in a Multibit Pipeline Stage Imran Ahmed, Student Member, IEEE,
More informationDESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY Silpa Kesav 1, K.S.Nayanathara 2 and B.K. Madhavi 3 1,2 (ECE, CVR College of Engineering, Hyderabad, India) 3 (ECE, Sridevi Women s Engineering
More informationA 100-dB gain-corrected delta-sigma audio DAC with headphone driver
Analog Integr Circ Sig Process (2007) 51:27 31 DOI 10.1007/s10470-007-9033-0 A 100-dB gain-corrected delta-sigma audio DAC with headphone driver Ruopeng Wang Æ Sang-Ho Kim Æ Sang-Hyeon Lee Æ Seung-Bin
More informationDIGITAL wireless communication applications such as
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 57, NO. 8, AUGUST 2010 1829 An Asynchronous Binary-Search ADC Architecture With a Reduced Comparator Count Ying-Zu Lin, Student Member,
More informationALTHOUGH zero-if and low-if architectures have been
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1249 A 110-MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Chun-Pang Wu and Hen-Wai Tsao Abstract This paper describes
More informationResearch Article Improved Switching Energy Reduction Approach in Low-Power SAR ADC for Bioelectronics
Hindawi Publishing orporation VLSI Design Volume 26, Article ID 629254, 6 pages http://dx.doi.org/.55/26/629254 Research Article Improved Switching Energy Reduction Approach in Low-Power SAR AD for Bioelectronics
More informationSUCCESSIVE approximation register (SAR) analog-todigital
426 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 62, NO. 5, MAY 2015 A Novel Hybrid Radix-/Radix-2 SAR ADC With Fast Convergence and Low Hardware Complexity Manzur Rahman, Arindam
More informationArchitectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters
0 Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters F. Maloberti University of Pavia - Italy franco.maloberti@unipv.it 1 Introduction Summary Sigma-Delta
More informationIntegrated Microsystems Laboratory. Franco Maloberti
University of Pavia Integrated Microsystems Laboratory Power Efficient Data Convertes Franco Maloberti franco.maloberti@unipv.it OUTLINE Introduction Managing the noise power budget Challenges of State-of-the-art
More informationDesign of a 3rd order Delta-Sigma Modulator with a Frequency Detection Circuit
Design of a 3rd order Delta-Sigma Modulator with a Frequency Detection Circuit Han-Ul Lee 1, Keon Lee 1, Dai Shi 1, Dong-Hun Lee 1, Kwang-Sub Yoon 1, 1 Department of Electronic Engineering, Inha University,
More information444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407
Index A Accuracy active resistor structures, 46, 323, 328, 329, 341, 344, 360 computational circuits, 171 differential amplifiers, 30, 31 exponential circuits, 285, 291, 292 multifunctional structures,
More informationCHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE
CHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE 3.1 INTRODUCTION An ADC is a device which converts a continuous quantity into discrete digital signal. Among its types, pipelined
More informationISSN:
1391 DESIGN OF 9 BIT SAR ADC USING HIGH SPEED AND HIGH RESOLUTION OPEN LOOP CMOS COMPARATOR IN 180NM TECHNOLOGY WITH R-2R DAC TOPOLOGY AKHIL A 1, SUNIL JACOB 2 1 M.Tech Student, 2 Associate Professor,
More informationScalable and Synthesizable. Analog IPs
Scalable and Synthesizable Analog IPs Akira Matsuzawa Tokyo Institute of Technology Background and Motivation 1 Issues It becomes more difficult to obtain good analog IPs Insufficient design resources
More informationTHE comparison is the basic operation in an analog-to-digital
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 7, JULY 2006 541 Kickback Noise Reduction Techniques for CMOS Latched Comparators Pedro M. Figueiredo, Member, IEEE, and João
More informationDesign of High-Resolution MOSFET-Only Pipelined ADCs with Digital Calibration
Design of High-Resolution MOSET-Only Pipelined ADCs with Digital Calibration Hamed Aminzadeh, Mohammad Danaie, and Reza Lotfi Integrated Systems Lab., EE Dept., erdowsi University of Mashhad, Mashhad,
More informationGunadarma University, Jl. Margonda Raya 100, Depok, Jawa Barat 16424, Indonesia
Advanced Materials Research Online: 2013-01-11 ISSN: 1662-8985, Vol. 646, pp 178-183 doi:10.4028/www.scientific.net/amr.646.178 2013 Trans Tech Publications, Switzerland A 8-bit DAC Design in AMS 0.35
More informationA10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram
LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department
More informationDigital Calibration for a 2-Stage Cyclic Analog-to-Digital Converter Used in a 33-Mpixel 120-fps SHV CMOS Image Sensor
ITE Trans. on MTA Vol., No., pp. -7 () Copyright by ITE Transactions on Media Technology and Applications (MTA) Digital Calibration for a -Stage Cyclic Analog-to-Digital Converter Used in a -Mpixel -fps
More informationLow Power Design of Successive Approximation Registers
Low Power Design of Successive Approximation Registers Rabeeh Majidi ECE Department, Worcester Polytechnic Institute, Worcester MA USA rabeehm@ece.wpi.edu Abstract: This paper presents low power design
More informationTHE TREND toward implementing systems with low
724 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 30, NO. 7, JULY 1995 Design of a 100-MHz 10-mW 3-V Sample-and-Hold Amplifier in Digital Bipolar Technology Behzad Razavi, Member, IEEE Abstract This paper
More informationA low-if 2.4 GHz Integrated RF Receiver for Bluetooth Applications Lai Jiang a, Shaohua Liu b, Hang Yu c and Yan Li d
Applied Mechanics and Materials Online: 2013-06-27 ISSN: 1662-7482, Vol. 329, pp 416-420 doi:10.4028/www.scientific.net/amm.329.416 2013 Trans Tech Publications, Switzerland A low-if 2.4 GHz Integrated
More informationHIGH-SPEED low-resolution analog-to-digital converters
244 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 64, NO. 3, MARCH 2017 A 0.95-mW 6-b 700-MS/s Single-Channel Loop-Unrolled SAR ADC in 40-nm CMOS Long Chen, Student Member, IEEE, Kareem
More informationDAT175: Topics in Electronic System Design
DAT175: Topics in Electronic System Design Analog Readout Circuitry for Hearing Aid in STM90nm 21 February 2010 Remzi Yagiz Mungan v1.10 1. Introduction In this project, the aim is to design an adjustable
More informationDESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS
DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS by Yves Geerts Alcatel Microelectronics, Belgium Michiel Steyaert KU Leuven, Belgium and Willy Sansen KU Leuven,
More informationA Phase-Locked Loop with Embedded Analog-to-Digital Converter for Digital Control
A Phase-Locked Loop with Embedded Analog-to-Digital Converter for Digital Control Sooho Cha, Chunseok Jeong, and Changsik Yoo A phase-locked loop (PLL) is described which is operable from 0.4 GHz to 1.2
More informationA 1.5-V 14-Bit 100-MS/s Self-Calibrated DAC
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 12, DECEMBER 2003 2051 A 1.5-V 14-Bit 100-MS/s Self-Calibrated DAC Yonghua Cong, Student Member, IEEE, and Randall L. Geiger, Fellow, IEEE Abstract Large-area
More information