A low-if 2.4 GHz Integrated RF Receiver for Bluetooth Applications Lai Jiang a, Shaohua Liu b, Hang Yu c and Yan Li d

Size: px
Start display at page:

Download "A low-if 2.4 GHz Integrated RF Receiver for Bluetooth Applications Lai Jiang a, Shaohua Liu b, Hang Yu c and Yan Li d"

Transcription

1 Applied Mechanics and Materials Online: ISSN: , Vol. 329, pp doi: / Trans Tech Publications, Switzerland A low-if 2.4 GHz Integrated RF Receiver for Bluetooth Applications Lai Jiang a, Shaohua Liu b, Hang Yu c and Yan Li d Shenzhen City Key Laboratory of Embedded System Design, College of Computer Science and Software Engineering, Shenzhen University, Shenzhen, Guangdong, China a jianglai@szu.edu.cn, b liushaohua116@gmail.com, c yuhang@szu.edu.cn, d liyan@szu.edu.cn Keywords: Bluetooth; Gaussian frequency-shift keying demodulator; Complex band-pass Filter Abstract. In this paper, a low-if 2.4 GHz integrated RF receiver for Bluetooth is presented. Designed in a 0.18 µm CMOS technology, the receiver consists of LNA, mixer, complex band-pass filter, and GFSK demodulator. A received signal strength indicator is also employed in the receiver to auto adjust the receiver gain. In this paper, the structures of the major modules were analyzed, and the simulation results are presented and discussed. Introduction The Bluetooth standard uses the unlicensed 2.4-GHz ISM band, and supports 1 Mb/s data connection modulated using Gaussian frequency shift keying (GFSK) [1]. Since Bluetooth is primarily used for short range communication, the development of consumer electronics require to reduce the system power for long time operation, and meanwhile to lower devices cost. Thus, single-chip solutions with a minimum number of external components are proposed [2]. This paper presents a 2 MHz low intermediate frequency (IF) RF receiver designed for Bluetooth applications. The architecture of the receiver is given in Fig. 1. Input GFSK modulated signal is first boosted by the low noise amplifier, and the mixers driven by quadrature clock signals down-convert it to the 2 MHz IF frequency. Before converted into digital signal for GFSK demodulation and further processing, the desired channel is selected by an integrated band pass complex filter (BPF). In addition, a received signal strength indicator is integrated, which allows auto-adjusting the receiver gain and therefore increases system dynamic range. This paper is divided into four sections. In section II, detailed implementations of the key modules were discussed. The complete receiver is designed in a standard CMOS 0.18um process, and the validation results are presented in section III. Finally, conclusions are given in section IV. Low-IF Receiver Design Fig. 1. Block diagram of the receiver. Radio frequency frontend The radio frequency (RF) frontend interfaces between the wireless media and the baseband signal processing. Therefore its characteristic plays a major role in the receiver overall performance. The RF frontend is composed of two components: the low noise amplifier (LNA) and the quadrature image rejection mixer (IRM). All rights reserved. No part of contents of this paper may be reproduced or transmitted in any form or by any means without the written permission of Trans Tech Publications, (ID: , Pennsylvania State University, University Park, USA-19/02/16,15:15:40)

2 Applied Mechanics and Materials Vol As the first active element in the receiving chain, the LNA must be impedance- matched to 50 Ω-termination, and provide proper amplification of input signal within the desired frequency channel [3]. As presented in Fig.2, The LNA employs a cascode topology with source degenerated inductor. Such a topology can not only improve the LNA linearity, but provides isolation between its input and output, and therefore allows better matching property. At the LNA input, L1 (L2), C1 (C2) and C3 (C4) forms the input matching network, and capacitors (C5 and C6) at the output function as the DC blocks, which allows the following IRM to be biased separately. In addition, the tail current I b is designed to be tunable, allowing the gain and bandwidth of the LNA to be adjusted. The IRM implemented in this design is based on double-balanced Gilbert cells topology, as shown in Fig. 2. This topology can provide positive conversion gain, and when compared with its passive counterparts, requires smaller power from the local oscillator (LO). This design does not include the source degenerated components [4], and therefore it is optimized for conversion gain and noise figure, rather than the linearity. Resistive loading is chosen to generate a stale DC biase for the mixer. The completed IRM contains two identical mixer cells with four LO inputs separated by 90 º phase difference at the desired frequency. With the structure, the IRM is able to suppress the input image signal [5], and provides the quadrature outputs for the following stages to process. The simulation results of the RF frontend are presented in Fig. 3. (a) Fig. 2. Simplified schematic of the RF frontend: (b) (a) LNA, and (b) IRM. (a) Frequency and time response of the LNA. (b) Frequency and time response of the IRM. Fig. 3 Simulation results of the RF frontend: (a) LNA, and (b) IRM.

3 418 Advanced Technologies on Measure and Diagnosis, Manufacturing Systems and Environment Engineering Complex band-pass Filter A 4 th ordered complex band-pass filter with 2 MHz center frequency and tunable bandwidth is used in this design to select the desired channel for input data, as shown in Fig. 4. This complex filter is derived from an active-rc Butterworth low pass filter by introducing a frequency shift, which equals to 2 MHz, the filter center frequency, to the transfer function of the prototype low pass filter [6]. Totally eight identical operational amplifiers (OP_amp) are included in this filter design. In order to relief the gain-bandwidth product requirement in such a topology, error compensation technique is used by adding an additional zero to cancel the non-dominate pole of the OP-amp, and therefore reduces the overall filter consumption [7]. Fig. 4. Schematics of the complex BPF. To prevent the unwanted DC offset, which is generated from the LO leakage and self-mixing, to deviate the filter ideal operating conditions, at the filter inputs (I i+, I i-, Q i+, Q i-,), active inductance by positive feedback is also added to form a simplified high pass filter. The frequency response of the BPF, including the complex Butterworth, and the high pass filter, is shown in Fig. 5. Fig. 5 Frequency response of the 4 th order complex BPF.

4 Applied Mechanics and Materials Vol Analog-to-digital convertor In Bluetooth applications, data are modulated using GFSK. In this design, the input RF signal is down-converted, filtered, and converted into the digital domain. Received data can then be recovered by digital signal processing. In this design, a 8-bit successive approximation analog-to-digital convertor is utilized to complete this conversion, as shown in Fig.6. The transient response with the gaussian modulated input is shown in Fig.7. Fig. 6 Block diagram of the 8-bit ADC Design Validation Fig. 7 ADC transient response with the gaussian modulated input. The receiver was designed in a standard CMOS 0.18 µm process, occupies a 3.5 mm 2 die area. Validated using cadence and Spectre simulators, the main parameters are summarized in Table 1. The receiver consumption is about 15 mw with 1.8 V supply voltage. Table 1. The characteristics of the receiver Module Performance Gain Power Consumption LNA 9.04~15.59 db (Tunable) 1.31~2.49 mw mixer 14.7 db 4.23 mw BPF 15.53~31.42 db (Tunable) 3.12~5.34 mw ADC mw Conclusion This paper presents a low power receiver for Bluetooth applications. The low-if receiver down-converts the input 2.4 GHz RF signal into a 2 MHz intermediate frequency, and converts the resulting signal into digital signal for demodulation and further processing. The receiver is designed in a standard CMOS 0.18 µm process. The function of the receiver was validated using Spectre simulator. The receiver consumption is only 15 mw.

5 420 Advanced Technologies on Measure and Diagnosis, Manufacturing Systems and Environment Engineering Acknowledgement The authors would like to thank the National Science Foundation of China (NSFC) under grant No The work is also partly supported by the project S and S of Guangdong R/D Foundation, and the project KQC A, JCYJ and JCYJ of Shenzhen city. Reference [1] Bluetooth Specifications Version 1.0b. Information on [2] Weber, W.W. Si, S. Abdollahi-Alibeik, M. Lee, R. Chang, H. Dogan, S. Luschas and P. Husted: A single-chip CMOS radio SoC for v2.1 Bluetooth applications, Proc. IEEE Int. Solid-State Circuits Conf. Tech. Dig., pp (2008). [3] Ho Kwon Yoon: Multi-Standard Receiver for Bluetooth and WLAN Applications, MS. Thesis Dissetation, School of The Ohio State University (2004). [4] B. X. P.J. Sullivan and W. Ku: Low voltage performance of a microwave CMOS gilbert cell mixer, IEEE Journal of Solid-State Circuits, vol. 32, no. 7, pp (1997). [5] M. Pavio: Double balanced mixers using active and passive techniques, IEEE Trans. Microwave Theory & Tech., vol. 36, no. 12, pp (1988). [6] J. Crols and M. J. Steyaert: Low-IF Topologies for High-Performance Analog Front Ends of Fully Integrated Receivers, IEEE Transactions on Circuits an System-II: Analog and Digital Signal Processing, vol. 45, No. 3, pp (1998). [7] Gang Chen, Zhiqun Li, HaiYong Su, et al.: A 5 th -order Chebyshev active RC complex filter with automatic frequency tuning for wireless sensor networks application, International Symposium on Signal Systems and Electronics, pp.1-4 (2010).

6 Advanced Technologies on Measure and Diagnosis, Manufacturing Systems and Environment Engineering / A Low-IF 2.4 GHz Integrated RF Receiver for Bluetooth Applications /

A 1MHz-64MHz Active RC TI-LPF with Variable Gain for SDR Receiver in 65-nm CMOS

A 1MHz-64MHz Active RC TI-LPF with Variable Gain for SDR Receiver in 65-nm CMOS 2017 5th International Conference on Computer, Automation and Power Electronics (CAPE 2017) A 1MHz-64MHz Active RC TI-LPF with Variable Gain for SDR Receiver in 65-nm CMOS Chaoxuan Zhang1, a, *, Xunping

More information

A 5 GHz CMOS Low Power Down-conversion Mixer for Wireless LAN Applications

A 5 GHz CMOS Low Power Down-conversion Mixer for Wireless LAN Applications Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTES, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November 1-, 2006 26 A 5 GHz COS Low Power Down-conversion ixer for Wireless LAN Applications

More information

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5 ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5 20.5 A 2.4GHz CMOS Transceiver and Baseband Processor Chipset for 802.11b Wireless LAN Application George Chien, Weishi Feng, Yungping

More information

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2 ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2 20.2 A Digitally Calibrated 5.15-5.825GHz Transceiver for 802.11a Wireless LANs in 0.18µm CMOS I. Bouras 1, S. Bouras 1, T. Georgantas

More information

A 1.9GHz Single-Chip CMOS PHS Cellphone

A 1.9GHz Single-Chip CMOS PHS Cellphone A 1.9GHz Single-Chip CMOS PHS Cellphone IEEE JSSC, Vol. 41, No.12, December 2006 William Si, Srenik Mehta, Hirad Samavati, Manolis Terrovitis, Michael Mack, Keith Onodera, Steve Jen, Susan Luschas, Justin

More information

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5 20.5 An Ultra-Low Power 2.4GHz RF Transceiver for Wireless Sensor Networks in 0.13µm CMOS with 400mV Supply and an Integrated Passive RX Front-End Ben W. Cook, Axel D. Berny, Alyosha Molnar, Steven Lanzisera,

More information

A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications*

A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications* FA 8.2: S. Wu, B. Razavi A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications* University of California, Los Angeles, CA This dual-band CMOS receiver for GSM and DCS1800 applications incorporates

More information

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity Marvin Onabajo Assistant Professor Analog and Mixed-Signal Integrated Circuits (AMSIC) Research Laboratory Dept.

More information

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell 1 Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell Yee-Huan Ng, Po-Chia Lai, and Jia Ruan Abstract This paper presents a GPS receiver front end design that is based on the single-stage quadrature

More information

Design of a 0.7~3.8GHz Wideband. Power Amplifier in 0.18-µm CMOS Process. Zhiyuan Li, Xiangning Fan

Design of a 0.7~3.8GHz Wideband. Power Amplifier in 0.18-µm CMOS Process. Zhiyuan Li, Xiangning Fan Applied Mechanics and Materials Online: 2013-08-16 ISSN: 1662-7482, Vol. 364, pp 429-433 doi:10.4028/www.scientific.net/amm.364.429 2013 Trans Tech Publications, Switzerland Design of a 0.7~3.8GHz Wideband

More information

DESIGN OF 2.4 GHZ LOW POWER CMOS TRANSMITTER FRONT END

DESIGN OF 2.4 GHZ LOW POWER CMOS TRANSMITTER FRONT END Volume 117 No. 16 2017, 685-694 ISSN: 1311-8080 (printed version); ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu DESIGN OF 2.4 GHZ LOW POWER CMOS TRANSMITTER FRONT END 1 S.Manjula,

More information

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design Chapter 6 Case Study: 2.4-GHz Direct Conversion Receiver The chapter presents a 0.25-µm CMOS receiver front-end designed for 2.4-GHz direct conversion RF transceiver and demonstrates the necessity and

More information

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver Arvin R. Shahani, Derek K. Shaeffer, Thomas H. Lee Stanford University, Stanford, CA At submicron channel lengths, CMOS is

More information

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4 33.4 A Dual-Channel Direct-Conversion CMOS Receiver for Mobile Multimedia Broadcasting Vincenzo Peluso, Yang Xu, Peter Gazzerro, Yiwu Tang, Li Liu, Zhenbiao Li, Wei Xiong, Charles Persico Qualcomm, San

More information

Multimode 2.4 GHz Front-End with Tunable g m -C Filter. Group 4: Nick Collins Trevor Hunter Joe Parent EECS 522 Winter 2010

Multimode 2.4 GHz Front-End with Tunable g m -C Filter. Group 4: Nick Collins Trevor Hunter Joe Parent EECS 522 Winter 2010 Multimode 2.4 GHz Front-End with Tunable g m -C Filter Group 4: Nick Collins Trevor Hunter Joe Parent EECS 522 Winter 2010 Overview Introduction Complete System LNA Mixer Gm-C filter Conclusion Introduction

More information

Design and Simulation of 5GHz Down-Conversion Self-Oscillating Mixer

Design and Simulation of 5GHz Down-Conversion Self-Oscillating Mixer Australian Journal of Basic and Applied Sciences, 5(12): 2595-2599, 2011 ISSN 1991-8178 Design and Simulation of 5GHz Down-Conversion Self-Oscillating Mixer 1 Alishir Moradikordalivand, 2 Sepideh Ebrahimi

More information

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation Mahdi Parvizi a), and Abdolreza Nabavi b) Microelectronics Laboratory, Tarbiat Modares University, Tehran

More information

A TDC based BIST Scheme for Operational Amplifier Jun Yuan a and Wei Wang b

A TDC based BIST Scheme for Operational Amplifier Jun Yuan a and Wei Wang b Applied Mechanics and Materials Submitted: 2014-07-19 ISSN: 1662-7482, Vols. 644-650, pp 3583-3587 Accepted: 2014-07-20 doi:10.4028/www.scientific.net/amm.644-650.3583 Online: 2014-09-22 2014 Trans Tech

More information

Session 3. CMOS RF IC Design Principles

Session 3. CMOS RF IC Design Principles Session 3 CMOS RF IC Design Principles Session Delivered by: D. Varun 1 Session Topics Standards RF wireless communications Multi standard RF transceivers RF front end architectures Frequency down conversion

More information

Bluetooth Receiver. Ryan Rogel, Kevin Owen I. INTRODUCTION

Bluetooth Receiver. Ryan Rogel, Kevin Owen I. INTRODUCTION 1 Bluetooth Receiver Ryan Rogel, Kevin Owen Abstract A Bluetooth radio front end is developed and each block is characterized. Bits are generated in MATLAB, GFSK endcoded, and used as the input to this

More information

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9 ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9 11.9 A Single-Chip Linear CMOS Power Amplifier for 2.4 GHz WLAN Jongchan Kang 1, Ali Hajimiri 2, Bumman Kim 1 1 Pohang University of Science

More information

Dual-Frequency GNSS Front-End ASIC Design

Dual-Frequency GNSS Front-End ASIC Design Dual-Frequency GNSS Front-End ASIC Design Ed. 01 15/06/11 In the last years Acorde has been involved in the design of ASIC prototypes for several EU-funded projects in the fields of FM-UWB communications

More information

Design and optimization of a 2.4 GHz RF front-end with an on-chip balun

Design and optimization of a 2.4 GHz RF front-end with an on-chip balun Vol. 32, No. 9 Journal of Semiconductors September 2011 Design and optimization of a 2.4 GHz RF front-end with an on-chip balun Xu Hua( 徐化 ) 1;, Wang Lei( 王磊 ) 2, Shi Yin( 石寅 ) 1, and Dai Fa Foster( 代伐

More information

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology Ch. Anandini 1, Ram Kumar 2, F. A. Talukdar 3 1,2,3 Department of Electronics & Communication Engineering,

More information

Quiz2: Mixer and VCO Design

Quiz2: Mixer and VCO Design Quiz2: Mixer and VCO Design Fei Sun and Hao Zhong 1 Question1 - Mixer Design 1.1 Design Criteria According to the specifications described in the problem, we can get the design criteria for mixer design:

More information

Design and Performance Analysis of Low Power RF Operational Amplifier using CMOS and BiCMOS Technology

Design and Performance Analysis of Low Power RF Operational Amplifier using CMOS and BiCMOS Technology Proc. of Int. Conf. on Recent Trends in Information, Telecommunication and Computing, ITC Design and Performance Analysis of Low Power RF Operational Amplifier using CMOS and BiCMOS Technology A. Baishya

More information

A Low Power 900MHz Superheterodyne Compressive Sensing Receiver for Sparse Frequency Signal Detection

A Low Power 900MHz Superheterodyne Compressive Sensing Receiver for Sparse Frequency Signal Detection A Low Power 900MHz Superheterodyne Compressive Sensing Receiver for Sparse Frequency Signal Detection Hamid Nejati and Mahmood Barangi 4/14/2010 Outline Introduction System level block diagram Compressive

More information

RF transmitter with Cartesian feedback

RF transmitter with Cartesian feedback UNIVERSITY OF MICHIGAN EECS 522 FINAL PROJECT: RF TRANSMITTER WITH CARTESIAN FEEDBACK 1 RF transmitter with Cartesian feedback Alexandra Holbel, Fu-Pang Hsu, and Chunyang Zhai, University of Michigan Abstract

More information

Ground-Adjustable Inductor for Wide-Tuning VCO Design Wu-Shiung Feng, Chin-I Yeh, Ho-Hsin Li, and Cheng-Ming Tsao

Ground-Adjustable Inductor for Wide-Tuning VCO Design Wu-Shiung Feng, Chin-I Yeh, Ho-Hsin Li, and Cheng-Ming Tsao Applied Mechanics and Materials Online: 2012-12-13 ISSN: 1662-7482, Vols. 256-259, pp 2373-2378 doi:10.4028/www.scientific.net/amm.256-259.2373 2013 Trans Tech Publications, Switzerland Ground-Adjustable

More information

A 2.5V operation Wideband CMOS Active-RC filter for Wireless LAN

A 2.5V operation Wideband CMOS Active-RC filter for Wireless LAN , pp.9-13 http://dx.doi.org/10.14257/astl.2015.98.03 A 2.5V operation Wideband CMOS Active-RC filter for Wireless LAN Mi-young Lee 1 1 Dept. of Electronic Eng., Hannam University, Ojeong -dong, Daedeok-gu,

More information

An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver

An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver Farbod Behbahani John Leete Alexandre Kral Shahrzad Tadjpour Karapet Khanoyan Paul J. Chang Hooman Darabi Maryam Rofougaran

More information

Design of a Broadband HEMT Mixer for UWB Applications

Design of a Broadband HEMT Mixer for UWB Applications Indian Journal of Science and Technology, Vol 9(26), DOI: 10.17485/ijst/2016/v9i26/97253, July 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Design of a Broadband HEMT Mixer for UWB Applications

More information

Low Cost Transmitter For A Repeater

Low Cost Transmitter For A Repeater Low Cost Transmitter For A Repeater 1 Desh Raj Yumnam, 2 R.Bhakkiyalakshmi, 1 PG Student, Dept of Electronics &Communication (VLSI), SRM Chennai, 2 Asst. Prof, SRM Chennai, Abstract - There has been dramatically

More information

A 14-bit 2.5 GS/s DAC based on Multi-Clock Synchronization. Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng, Haitao Guan, Jinhao Wang, Yan Ren

A 14-bit 2.5 GS/s DAC based on Multi-Clock Synchronization. Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng, Haitao Guan, Jinhao Wang, Yan Ren Joint International Mechanical, Electronic and Information Technology Conference (JIMET 2015) A 14-bit 2.5 GS/s based on Multi-Clock Synchronization Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng,

More information

5.4: A 5GHz CMOS Transceiver for IEEE a Wireless LAN

5.4: A 5GHz CMOS Transceiver for IEEE a Wireless LAN 5.4: A 5GHz CMOS Transceiver for IEEE 802.11a Wireless LAN David Su, Masoud Zargari, Patrick Yue, Shahriar Rabii, David Weber, Brian Kaczynski, Srenik Mehta, Kalwant Singh, Sunetra Mendis, and Bruce Wooley

More information

Document Version Publisher s PDF, also known as Version of Record (includes final page, issue and volume numbers)

Document Version Publisher s PDF, also known as Version of Record (includes final page, issue and volume numbers) A 2V Iductorless Receiver Front-End for Multi-Standard Wireless Applications Vidojkovic, V; Sanduleanu, MAT; van der Tang, JD; Baltus, PGM; van Roermund, AHM Published in: IEEE Radio and Wireless Symposium,

More information

Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design

Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design 2016 International Conference on Information Technology Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design Shasanka Sekhar Rout Department of Electronics & Telecommunication

More information

Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system

Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system Indian Journal of Engineering & Materials Sciences Vol. 17, February 2010, pp. 34-38 Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system Bhanu

More information

A 5.2GHz RF Front-End

A 5.2GHz RF Front-End University of Michigan, EECS 522 Final Project, Winter 2011 Natekar, Vasudevan and Viswanath 1 A 5.2GHz RF Front-End Neel Natekar, Vasudha Vasudevan, and Anupam Viswanath, University of Michigan, Ann Arbor.

More information

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department

More information

Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong

Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong Research and Development Activities in RF and Analog IC Design Howard Luong Analog Research Laboratory Department of Electrical and Electronic Engineering Hong Kong University of Science and Technology

More information

DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM

DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM Progress In Electromagnetics Research C, Vol. 9, 25 34, 2009 DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM S.-K. Wong and F. Kung Faculty of Engineering Multimedia University

More information

A 900 MHz CMOS RF Receiver

A 900 MHz CMOS RF Receiver ECE 524, Yeu Kwak and Johannes Grad: A 900 MHz CMOS Receiver 1 A 900 MHz CMOS RF Receiver Illinois Institute of Technology ECE 524 Project Spring 2002 Yeu Kwak and Johannes Grad Abstract A radio frequency

More information

Reconfigurable and Simultaneous Dual Band Galileo/GPS Front-end Receiver in 0.13µm RFCMOS

Reconfigurable and Simultaneous Dual Band Galileo/GPS Front-end Receiver in 0.13µm RFCMOS Reconfigurable and Simultaneous Dual Band Galileo/GPS Front-end Receiver in 0.13µm RFCMOS A. Pizzarulli 1, G. Montagna 2, M. Pini 3, S. Salerno 4, N.Lofu 2 and G. Sensalari 1 (1) Fondazione Torino Wireless,

More information

Effects of Mismatch on CMOS Monolithic Mixers Image Rejection

Effects of Mismatch on CMOS Monolithic Mixers Image Rejection Effects of Mismatch on CMOS Monolithic Mixers Image Rejection Fernando Azevedo, M. João Rosário, J. Costa Freire Instituto Superior de Engenharia de Lisboa, Instituto Superior Técnico,,3 Instituto de Telecomunicações,

More information

INTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS

INTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS INTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS FUNCTIONS OF A TRANSMITTER The basic functions of a transmitter are: a) up-conversion: move signal to desired RF carrier frequency.

More information

A 3 5 GHz CMOS High Linearity Ultra Wideband Low Noise Amplifier in 0.18µ CMOS

A 3 5 GHz CMOS High Linearity Ultra Wideband Low Noise Amplifier in 0.18µ CMOS Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTEMS, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November -, 6 5 A 5 GHz CMOS High Linearity Ultra Wideband Low Noise Amplifier in.8µ

More information

Design of a Low Noise Amplifier using 0.18µm CMOS technology

Design of a Low Noise Amplifier using 0.18µm CMOS technology The International Journal Of Engineering And Science (IJES) Volume 4 Issue 6 Pages PP.11-16 June - 2015 ISSN (e): 2319 1813 ISSN (p): 2319 1805 Design of a Low Noise Amplifier using 0.18µm CMOS technology

More information

A 2GHz, 17% tuning range quadrature CMOS VCO with high figure of merit and 0.6 phase error

A 2GHz, 17% tuning range quadrature CMOS VCO with high figure of merit and 0.6 phase error Downloaded from orbit.dtu.dk on: Dec 17, 2017 A 2GHz, 17% tuning range quadrature CMOS VCO with high figure of merit and 0.6 phase error Andreani, Pietro Published in: Proceedings of the 28th European

More information

A-1.8V Operation Switchable Direct-Conversion Receiver with sub-harmonic mixer

A-1.8V Operation Switchable Direct-Conversion Receiver with sub-harmonic mixer , pp.94-98 http://dx.doi.org/1.14257/astl.216.135.24 A-1.8V Operation Switchable Direct-Conversion Receiver with sub-harmonic mixer Mi-young Lee 1 1 Dept. of Electronic Eng., Hannam University, Ojeong

More information

2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS

2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS November 30 - December 3, 2008 Venetian Macao Resort-Hotel Macao, China IEEE Catalog Number: CFP08APC-USB ISBN: 978-1-4244-2342-2 Library of Congress:

More information

Design of Low Power Linear Multi-band CMOS Gm-C Filter

Design of Low Power Linear Multi-band CMOS Gm-C Filter Design of Low Power Linear Multi-band CMOS Gm-C Filter Riyas T M 1, Anusooya S 2 PG Student [VLSI & ES], Department of Electronics and Communication, B.S.AbdurRahman University, Chennai-600048, India 1

More information

Design of Wireless Transceiver in 0.18um CMOS Technology for LoRa application

Design of Wireless Transceiver in 0.18um CMOS Technology for LoRa application Design of Wireless Transceiver in 0.18um CMOS Technology for LoRa application Yoonki Lee 1, Jiyong Yoon and Youngsik Kim a Department of Information and Communication Engineering, Handong University E-mail:

More information

65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers

65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers 65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers Michael Gordon, Terry Yao, Sorin P. Voinigescu University of Toronto March 10 2006, UBC, Vancouver Outline Motivation mm-wave

More information

DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS

DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS International Journal of Electrical and Electronics Engineering Research Vol.1, Issue 1 (2011) 41-56 TJPRC Pvt. Ltd., DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS M.

More information

433MHz front-end with the SA601 or SA620

433MHz front-end with the SA601 or SA620 433MHz front-end with the SA60 or SA620 AN9502 Author: Rob Bouwer ABSTRACT Although designed for GHz, the SA60 and SA620 can also be used in the 433MHz ISM band. The SA60 performs amplification of the

More information

CMOS Design of Wideband Inductor-Less LNA

CMOS Design of Wideband Inductor-Less LNA IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 8, Issue 3, Ver. I (May.-June. 2018), PP 25-30 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org CMOS Design of Wideband Inductor-Less

More information

A 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE MICHAEL PETERS. B.S., Kansas State University, 2009 A REPORT

A 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE MICHAEL PETERS. B.S., Kansas State University, 2009 A REPORT A 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE by MICHAEL PETERS B.S., Kansas State University, 2009 A REPORT submitted in partial fulfillment of the requirements for the degree MASTER OF SCIENCE Department

More information

Wideband Receiver for Communications Receiver or Spectrum Analysis Usage: A Comparison of Superheterodyne to Quadrature Down Conversion

Wideband Receiver for Communications Receiver or Spectrum Analysis Usage: A Comparison of Superheterodyne to Quadrature Down Conversion A Comparison of Superheterodyne to Quadrature Down Conversion Tony Manicone, Vanteon Corporation There are many different system architectures which can be used in the design of High Frequency wideband

More information

Wideband Active-RC Channel Selection Filter for 5-GHz Wireless LAN

Wideband Active-RC Channel Selection Filter for 5-GHz Wireless LAN , pp. 227-236 http://dx.doi.org/10.14257/ijca.2015.8.7.24 Wideband Active-RC Channel Selection Filter for 5-GHz Wireless LAN Mi-young Lee 1 Dept. of Electronic Eng., Hannam University, Ojeong -dong, Daedeok-gu,

More information

Designing a fully integrated low noise Tunable-Q Active Inductor for RF applications

Designing a fully integrated low noise Tunable-Q Active Inductor for RF applications Designing a fully integrated low noise Tunable-Q Active Inductor for RF applications M. Ikram Malek, Suman Saini National Institute of technology, Kurukshetra Kurukshetra, India Abstract Many architectures

More information

HIGH-GAIN CMOS LOW NOISE AMPLIFIER FOR ULTRA WIDE-BAND WIRELESS RECEIVER

HIGH-GAIN CMOS LOW NOISE AMPLIFIER FOR ULTRA WIDE-BAND WIRELESS RECEIVER Progress In Electromagnetics Research C, Vol. 7, 183 191, 2009 HIGH-GAIN CMOS LOW NOISE AMPLIFIER FOR ULTRA WIDE-BAND WIRELESS RECEIVER A. Dorafshan and M. Soleimani Electrical Engineering Department Iran

More information

Aspemyr, Lars; Jacobsson, Harald; Bao, Mingquan; Sjöland, Henrik; Ferndal, Mattias; Carchon, G

Aspemyr, Lars; Jacobsson, Harald; Bao, Mingquan; Sjöland, Henrik; Ferndal, Mattias; Carchon, G A 15 GHz and a 2 GHz low noise amplifier in 9 nm RF CMOS Aspemyr, Lars; Jacobsson, Harald; Bao, Mingquan; Sjöland, Henrik; Ferndal, Mattias; Carchon, G Published in: Topical Meeting on Silicon Monolithic

More information

Radio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver)

Radio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver) Radio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver) Arvin Shahani Stanford University Overview GPS Overview Frequency Conversion Frequency Synthesis Conclusion GPS Overview: Signal Structure

More information

A 24-GHz Quadrature Receiver Front-end in 90-nm CMOS

A 24-GHz Quadrature Receiver Front-end in 90-nm CMOS A 24GHz Quadrature Receiver Frontend in 90nm CMOS Törmänen, Markus; Sjöland, Henrik Published in: Proc. 2009 IEEE Asia Pacific Microwave Conference Published: 20090101 Link to publication Citation for

More information

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE Topology Comparison and Design of Low Noise Amplifier for Enhanced Gain Arul Thilagavathi M. PG Student, Department of ECE, Dr. Sivanthi Aditanar College

More information

CMOS Dual Band Receiver GSM 900-Mhz / DSS-GSM1800-GHz

CMOS Dual Band Receiver GSM 900-Mhz / DSS-GSM1800-GHz CMOS Dual Band Receiver GSM 900-Mhz / DSS-GSM1800-GHz By : Dhruvang Darji 46610334 Transistor integrated Circuit A Dual-Band Receiver implemented with a weaver architecture with two frequency stages operating

More information

Hot Topics and Cool Ideas in Scaled CMOS Analog Design

Hot Topics and Cool Ideas in Scaled CMOS Analog Design Engineering Insights 2006 Hot Topics and Cool Ideas in Scaled CMOS Analog Design C. Patrick Yue ECE, UCSB October 27, 2006 Slide 1 Our Research Focus High-speed analog and RF circuits Device modeling,

More information

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 93 CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 4.1 INTRODUCTION Ultra Wide Band (UWB) system is capable of transmitting data over a wide spectrum of frequency bands with low power and high data

More information

CMOS LNA Design for Ultra Wide Band - Review

CMOS LNA Design for Ultra Wide Band - Review International Journal of Innovation and Scientific Research ISSN 235-804 Vol. No. 2 Nov. 204, pp. 356-362 204 Innovative Space of Scientific Research Journals http://www.ijisr.issr-journals.org/ CMOS LNA

More information

Wideband Tunable RF Filters for Channel Selection in Crowded Spectral Bands

Wideband Tunable RF Filters for Channel Selection in Crowded Spectral Bands Wideband Tunable RF Filters for Channel Selection in Crowded Spectral Bands Sanghoon Park, Ki-Jin Kim, Kwang-Ho Ahn, Hyeon-Woo Lee Abstract It is very effective way to utilize a very wide tunable filter

More information

NEW WIRELESS applications are emerging where

NEW WIRELESS applications are emerging where IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,

More information

A Low-Power Low-Cost 780MHz CMOS FSK Receiver for Short-Range Wireless Communication

A Low-Power Low-Cost 780MHz CMOS FSK Receiver for Short-Range Wireless Communication Chinese Journal of Electronics Vol.25, No.2, Mar. 2016 A Low-Power Low-Cost 780MHz CMOS FSK Receiver for Short-Range Wireless Communication YIN Yadong 1, YANG Yuanting 2 and ZHANG Lihong 3 (1. College

More information

A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier

A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier 852 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 7, JULY 2002 A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier Ryuichi Fujimoto, Member, IEEE, Kenji Kojima, and Shoji Otaka Abstract A 7-GHz low-noise amplifier

More information

Design technique of broadband CMOS LNA for DC 11 GHz SDR

Design technique of broadband CMOS LNA for DC 11 GHz SDR Design technique of broadband CMOS LNA for DC 11 GHz SDR Anh Tuan Phan a) and Ronan Farrell Institute of Microelectronics and Wireless Systems, National University of Ireland Maynooth, Maynooth,Co. Kildare,

More information

A 1-V CMOS Ultralow-Power Receiver Front End for the IEEE Standard Using Tuned Passive Mixer Output Pole

A 1-V CMOS Ultralow-Power Receiver Front End for the IEEE Standard Using Tuned Passive Mixer Output Pole VLSI-SoC 2010 1 A 1-V CMOS Ultralow-Power Receiver Front End for the IEEE 802.15.4 Standard Using Tuned Passive Mixer Output Pole Aaron V. Do, Member, IEEE, C. C. Boon, Member, IEEE, Manh Anh Do, Senior

More information

Fully integrated UHF RFID mobile reader with power amplifiers using System-in-Package (SiP)

Fully integrated UHF RFID mobile reader with power amplifiers using System-in-Package (SiP) Fully integrated UHF RFID mobile reader with power amplifiers using System-in-Package (SiP) Hyemin Yang 1, Jongmoon Kim 2, Franklin Bien 3, and Jongsoo Lee 1a) 1 School of Information and Communications,

More information

A 3-6 Ghz Current Reuse Noise Cancelling Low Noise Amplifier For WLAN And WPAN Application

A 3-6 Ghz Current Reuse Noise Cancelling Low Noise Amplifier For WLAN And WPAN Application RESEARCH ARTICLE OPEN ACCESS A 3-6 Ghz Current Reuse Noise Cancelling Low Noise Amplifier For WLAN And WPAN Application Shivabhakt Mhalasakant Hanamant [1], Dr.S.D.Shirbahadurakar [2] M.E Student [1],

More information

DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY

DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY Neha Bakawale Departmentof Electronics & Instrumentation Engineering, Shri G. S. Institute of

More information

Design and Analysis of High Gain Differential Amplifier Using Various Topologies

Design and Analysis of High Gain Differential Amplifier Using Various Topologies Design and Analysis of High Gain Amplifier Using Various Topologies SAMARLA.SHILPA 1, J SRILATHA 2 1Assistant Professor, Dept of Electronics and Communication Engineering, NNRG, Ghatkesar, Hyderabad, India.

More information

Linearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier

Linearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier Linearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier Jaehyuk Yoon* (corresponding author) School of Electronic Engineering, College of Information Technology,

More information

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications 1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications Ashish Raman and R. K. Sarin Abstract The monograph analysis a low power voltage controlled ring oscillator, implement using

More information

DESIGN OF CMOS BASED FM MODULATOR USING 90NM TECHNOLOGY ON CADENCE VIRTUOSO TOOL

DESIGN OF CMOS BASED FM MODULATOR USING 90NM TECHNOLOGY ON CADENCE VIRTUOSO TOOL DESIGN OF CMOS BASED FM MODULATOR USING 90NM TECHNOLOGY ON CADENCE VIRTUOSO TOOL 1 Parmjeet Singh, 2 Rekha Yadav, 1, 2 Electronics and Communication Engineering Department D.C.R.U.S.T. Murthal, 1, 2 Sonepat,

More information

2.Circuits Design 2.1 Proposed balun LNA topology

2.Circuits Design 2.1 Proposed balun LNA topology 3rd International Conference on Multimedia Technology(ICMT 013) Design of 500MHz Wideband RF Front-end Zhengqing Liu, Zhiqun Li + Institute of RF- & OE-ICs, Southeast University, Nanjing, 10096; School

More information

RF Integrated Circuits

RF Integrated Circuits Introduction and Motivation RF Integrated Circuits The recent explosion in the radio frequency (RF) and wireless market has caught the semiconductor industry by surprise. The increasing demand for affordable

More information

Design and Simulation Study of Active Balun Circuits for WiMAX Applications

Design and Simulation Study of Active Balun Circuits for WiMAX Applications Design and Simulation Study of Circuits for WiMAX Applications Frederick Ray I. Gomez 1,2,*, John Richard E. Hizon 2 and Maria Theresa G. De Leon 2 1 New Product Introduction Department, Back-End Manufacturing

More information

A Wideband Precision Quadrature Phase Shifter

A Wideband Precision Quadrature Phase Shifter Brigham Young University BYU ScholarsArchive All Theses and Dissertations 2011-06-28 A Wideband Precision Quadrature Phase Shifter Steve T. Noall Brigham Young University - Provo Follow this and additional

More information

PROJECT ON MIXED SIGNAL VLSI

PROJECT ON MIXED SIGNAL VLSI PROJECT ON MXED SGNAL VLS Submitted by Vipul Patel TOPC: A GLBERT CELL MXER N CMOS AND BJT TECHNOLOGY 1 A Gilbert Cell Mixer in CMOS and BJT technology Vipul Patel Abstract This paper describes a doubly

More information

Fully integrated CMOS transmitter design considerations

Fully integrated CMOS transmitter design considerations Semiconductor Technology Fully integrated CMOS transmitter design considerations Traditionally, multiple IC chips are needed to build transmitters (Tx) used in wireless communications. The difficulty with

More information

RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design

RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design By VIKRAM JAYARAM, B.Tech Signal Processing and Communication Group & UMESH UTHAMAN, B.E Nanomil FINAL PROJECT Presented to Dr.Tim S Yao of Department

More information

Op-Amp Design Project EE 5333 Analog Integrated Circuits Prof. Ramesh Harjani Department of ECE University of Minnesota, Twin Cities Report prepared

Op-Amp Design Project EE 5333 Analog Integrated Circuits Prof. Ramesh Harjani Department of ECE University of Minnesota, Twin Cities Report prepared Op-Amp Design Project EE 5333 Analog Integrated Circuits Prof. Ramesh Harjani Department of ECE University of Minnesota, Twin Cities Report prepared by: Nirav Desai (4280229) 1 Contents: 1. Design Specifications

More information

Low Power RF Transceivers

Low Power RF Transceivers Low Power RF Transceivers Mr. Zohaib Latif 1, Dr. Amir Masood Khalid 2, Mr. Uzair Saeed 3 1,3 Faculty of Computing and Engineering, Riphah International University Faisalabad, Pakistan 2 Department of

More information

EECS 290C: Advanced circuit design for wireless Class Final Project Due: Thu May/02/2019

EECS 290C: Advanced circuit design for wireless Class Final Project Due: Thu May/02/2019 EECS 290C: Advanced circuit design for wireless Class Final Project Due: Thu May/02/2019 Project: A fully integrated 2.4-2.5GHz Bluetooth receiver. The receiver has LNA, RF mixer, baseband complex filter,

More information

A 3.5 GHz Low Noise, High Gain Narrow Band Differential Low Noise Amplifier Design for Wi-MAX Applications

A 3.5 GHz Low Noise, High Gain Narrow Band Differential Low Noise Amplifier Design for Wi-MAX Applications International Journal of Electronics Engineering Research. ISSN 0975-6450 Volume 9, Number 4 (2017) pp. 505-516 Research India Publications http://www.ripublication.com A 3.5 GHz Low Noise, High Gain Narrow

More information

A COMPACT WIDEBAND MATCHING 0.18-µM CMOS UWB LOW-NOISE AMPLIFIER USING ACTIVE FEED- BACK TECHNIQUE

A COMPACT WIDEBAND MATCHING 0.18-µM CMOS UWB LOW-NOISE AMPLIFIER USING ACTIVE FEED- BACK TECHNIQUE Progress In Electromagnetics Research C, Vol. 16, 161 169, 2010 A COMPACT WIDEBAND MATCHING 0.18-µM CMOS UWB LOW-NOISE AMPLIFIER USING ACTIVE FEED- BACK TECHNIQUE J.-Y. Li, W.-J. Lin, and M.-P. Houng Department

More information

A high image rejection SiGe low noise amplifier using passive notch filter

A high image rejection SiGe low noise amplifier using passive notch filter LETTER IEICE Electronics Express, Vol., No.3, 5 A high image rejection SiGe low noise amplifier using passive notch filter Kai Jing a), Yiqi Zhuang, and Huaxi Gu 2 Department of Telecommunication Engineering,

More information

MIT Wireless Gigabit Local Area Network WiGLAN

MIT Wireless Gigabit Local Area Network WiGLAN MIT Wireless Gigabit Local Area Network WiGLAN Charles G. Sodini Department of Electrical Engineering and Computer Science Room 39-527 Phone (617) 253-4938 E-Mail: sodini@mit.edu Sponsors: MARCO, SRC,

More information

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004 Designing a 960 MHz CMOS LNA and Mixer using ADS EE 5390 RFIC Design Michelle Montoya Alfredo Perez April 15, 2004 The University of Texas at El Paso Dr Tim S. Yao ABSTRACT Two circuits satisfying the

More information

THERE is currently a great deal of activity directed toward

THERE is currently a great deal of activity directed toward IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 12, DECEMBER 1997 2097 A 2.5-GHz BiCMOS Transceiver for Wireless LAN s Robert G. Meyer, Fellow IEEE, William D. Mack, Senior Member IEEE, and Johannes

More information

A Low-Power All-Digital GFSK Demodulator with Robust Clock Data Recovery

A Low-Power All-Digital GFSK Demodulator with Robust Clock Data Recovery A Low-Power All-Digital GFSK Demodulator with Robust Clock Data Recovery ABSTRACT Pengpeng Chen cpp05@mails.tsinghua.edu.cn Rong Luo luorong@mail.tsinghua.edu.cn This paper presents an all-digital Gaussian

More information