THERE is currently a great deal of activity directed toward
|
|
- Rosalyn Young
- 5 years ago
- Views:
Transcription
1 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 12, DECEMBER A 2.5-GHz BiCMOS Transceiver for Wireless LAN s Robert G. Meyer, Fellow IEEE, William D. Mack, Senior Member IEEE, and Johannes J. E. M. Hageraats Abstract A BiCMOS transceiver intended for spread spectrum applications in the GHz band is described. The IC contains a low-noise amplifier (LNA) with 14 db gain and 2.2 db NF in its high-gain mode, a downconversion mixer with 8 db gain and 11 db NF, and an upconversion mixer with 17 db gain and P01 db of +3 dbm out. An on-chip local oscillator (LO) buffer accepts LO drive of 010 dbm with a half-frequency option allowed by an on-chip frequency doubler. Power consumption from a single 3-V supply is 34 ma in transmit mode, 21 ma in receive mode, and 1 A in sleep mode. Index Terms BiCMOS, doubler, inductor, low-noise amplifier, mixer, transceiver, wireless LAN. I. INTRODUCTION THERE is currently a great deal of activity directed toward realization of wireless local-area networks (WLAN s) based on specifications. Successful implementation of such systems will require the availability of low-cost highperformance transceivers operating in the GHz band. In this paper we describe a low-cost Si IC realized in a highvolume BiCMOS process which contains most of the elements required to realize the RF transmit and receive paths of a WLAN transceiver meeting requirements. The IC is part of a chip set based on BiCMOS technology which allows future migration to higher levels of integration in which the RF front end, synthesizers, IF amplifier, in-phase/quadrature (I/Q) generators, and baseband signal processing may all be combined on a single chip. transmit and receive modes. The intermediate frequency (IF) in this application is 350 MHz. Both mixers are driven by an on-chip local oscillator (LO) buffer which has full-frequency LO and half-frequency LO input options, selectable via the LO switch at pin 11. An on-chip frequency doubler in the LO buffer together with on-chip LC filters deliver a full-frequency LO signal to the selected mixer with half-frequency LO inputs applied. The receive mixer differential output is converted to single-ended 50- operation with an external balun. This mixer has 8 db gain and 11 db single sideband (SSB) NF. The transmit mixer accepts single-ended or differential inputs and uses on-chip LC filters together with a medium power buffer to generate 17-dB gain and deliver 3 dbm output at 2.45 GHz to a separate power amplifier. Pin 17 selects transmit or receive modes. In the receive mode, the LNA, receive mixer, and the selected LO buffer option are powered up while the transmit mixer and output buffer are powered down. If the transmit mode is selected, the LNA and receive mixer are powered down while the transmit path is activated with the selected LO buffer option. The current consumption of the IC from a 3-V supply is 34 ma typical in transmit and 21 ma typical in receive. The whole chip can be powered down by the chip-enable function at pin 13 with a typical sleep-mode current drain of 1 A. Chip enable/disable times, transmit/receive, and receive/transmit switching times are 1 s typical using 50-pF external coupling capacitors. II. SYSTEM ARCHITECTURE The chip architecture is shown in Fig. 1. The 2.7 mm die is mounted in a 24-pin plastic package (TSSOP24). A low-noise amplifier (LNA) is switchable between high- (14 db) and lowgain ( 13 db) modes. The high-gain mode with 2.2 db noise figure (NF), dbm input, and dbm input is utilized in weak signal conditions. The low-gain mode with dbm input and dbm input can be selected in moderate-to-strong signal conditions. The LNA performance is optimized for signal frequencies in the range of 2.3 to 2.5 GHz. The signal goes off-chip from the LNA to an external image-rejection filter and is then input to the receive mixer via pin 19, which is also shared by the upconversion mixer output. This allows use of the same external filter in both Manuscript received June 17, 1997; revised August 1, R. G. Meyer is with the Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA USA. W. D. Mack was with Philips Semiconductors, Sunnyvale, CA USA. He is now with Maxim Integrated Products, Sunnyvale, CA USA. J. J. E. M. Hageraats is with Philips Semiconductors, Sunnyvale, CA USA. Publisher Item Identifier S (97) III. CIRCUIT DESIGN CONSIDERATIONS A simplified schematic of the LNA is shown in Fig. 2. In the high-gain mode, the large area (72 ) device biased to 4 ma is the amplifying device. Input impedance matching is achieved via bond-wire inductance emitter degeneration [1]. In order to temperature compensate the gain, is biased to a proportional-to-absolute temperature (PTAT) current derived on-chip from Measured gain temperature coefficient of db/ C has thus been realized. The low-gain parallel path is via emitter follower connected to the same output pin through matching elements. When the high-gain path is disabled by turning on and other shunt MOSFET s, connects to the input and is turned on to improve input matching and emulate the high-gain mode input impedance. When the high-gain path is active, current-source is turned off and pulls the emitter of high, turning it off. Thus, the path switching at the LNA is simply realized by hardwiring the two paths in parallel and alternately activating either one. A simplified schematic of the LO buffer is shown in Fig. 3. When the full frequency input is selected, current source /97$ IEEE
2 2098 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 12, DECEMBER 1997 Fig. 1. Transceiver architecture and pinout. Fig. 2. Simplified LNA schematic. is on and activates differential pair Current sources and are held off using MOS switches. The full frequency LO input at 2.1 GHz (IF at 350 MHz) is amplified by and the on-chip LC loads tuned to 2.1 GHz. The resulting LO voltage at is buffered by followers and amplified by additional LC-tuned differential amplifier stages that drive the transmit and receive mixers with an optimum LO voltage swing that is relatively independent
3 MEYER et al.: 2.5-GHz BiCMOS TRANSCEIVER FOR WIRELESS LAN S 2099 Fig. 3. Simplified LO buffer schematic. Fig. 4. Effect of inductor mutual coupling on LO buffer frequency response. of the external LO drive. The amplitude of the LO drive to the mixers is chosen to optimize the dynamic range. While mixer noise figure tends to improve with larger LO drive voltage [5], the value of begins to degrade [4] for LO voltages larger than about 600 mv pp. For half-frequency LO inputs, current source is switched off and and are activated. The four devices and form a frequency doubling circuit [2] that feeds full-frequency LO currents into the tuned signal path described previously. This circuit was originally used in an application for doubling from MHz, but using devices with of 20 GHz it functions effectively at 100 times this frequency. The on-chip inductors are invaluable elements in this circuit giving substantial gain boost, improved output voltage headroom, and attenuation of out-of-band signals and noise. The inductors have an unloaded of about five at 2.1 GHz. Mutual coupling between the inductors ( and is layout dependent) has a small but measurable effect on the stage frequency response and should be included in simulations [3]. The sensitivity of the buffer frequency response to coupling between the inductors is illustrated by the computer simulations shown in Fig. 4. The downconversion mixer is shown in Fig. 5. This is a Gilbert-quad-based design with inductive degeneration on the input differential pair provided by on-chip 1-nH spiral inductors. The inductive degeneration improves overload performance and input matching with only a small degradation in mixer noise figure. The second stage of LC-boosted buffering in the LO path is provided by and The 300-
4 2100 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 12, DECEMBER 1997 Fig. 5. Receive mixer schematic. Fig. 6. Measured receive mixer gain versus LO power. shunt resistors are tailored to drive the quad with an optimized voltage swing of 600 mv pp over a wide range of external LO input ( 13 dbm to 5 dbm). The measured gain of the mixer versus LO power is shown in Fig. 6. The measured input was 2.8 dbm which was close to simulated values. In order to allow operation down to V, a 100- resistor is used for biasing in lieu of an active current source. This gives lower noise than an active current source and better impedance characteristics at 2.4 GHz for rejection of common-mode signals. The dc voltage at node Bias 1 required to bias the receive mixer is generated as shown in Fig. 7. The mixer bias current ma is derived from an on-chip bandgap-stabilized current source A This requires multiplication by 25 which is achieved by ratioing emitter resistors plus base resistors. Thus K K Transistors and appear in parallel as a 24 device for bias purposes. For the same reason, the 1-K base bias resistors together add 500 to the effective base resistance of the combination. The 50-pF capacitor is a filter to attenuate bias circuit noise fed to the mixer. The current helper in the mirror is a pnp npn up down combination that allows operation down to 2.7 V on Measured and simulated (using the Spectre RF simulator) SSB NF of the receive mixer were both close to 11 db. The major noise contributors as shown by simulation were the base resistances of and followed by the base resistances of the switching quad. Device sizing to reduce noise is limited by the effect of device parasitic capacitance in degrading mixer performance [4]. Computer optimization of the final configuration was used to fine-tune the values of the degeneration inductors. The mixer noise performance is independent of the choice of LO mode in both simulation and measurement. The receive mixer input node and transmit mixer buffer output node share the same package pin. Traditional microwave
5 MEYER et al.: 2.5-GHz BiCMOS TRANSCEIVER FOR WIRELESS LAN S 2101 Fig. 7. Receive mixer bias circuit. Fig. 8. Transmit mixer schematic. design techniques would require physical realization of a single-pole double-throw switch to select either one of these two paths. Such switches have insertion losses which adversely impact performance (such as NF degradation) and often must be realized as expensive stand-alone elements. Here we take advantage of the capabilities available on-chip in monolithic form to realize this function in a simple way with minimal performance degradation. The upconversion mixer is similar to the schematic of Fig. 5 except for the use of resistive emitter degeneration in the input pair (noise figure is less important in the transmit path and the low IF signal frequency means that the inductors required could not be realized on-chip). Since the desired output signal of the transmit mixer is at 2.45 GHz, onchip spiral inductors can be used to form LC-tuned loads at the quad output to select the 2.45-GHz component and attenuate all other outputs. A schematic is shown in Fig. 8. The circuit is biased from the same source as the receive mixers of Fig. 5. Nodes Bias 1 or Bias 2 are connected to node in Fig. 7 by MOSFET switches which select either the receive or transmit mixer function and power down the other. In Fig. 8 the transmit mixer quad is driven by its own tuned preamp which is powered up only when the transmit mode is selected. The output from the upconversion mixer is passed to the single-ended medium-power buffer shown in Fig. 9. Output device is biased to 10 ma with 25 of emitter degeneration in order to improve linerarity. This stage delivers 3 dbm output ( point) at 2.45 GHz to a 50- load at pin 19. The
6 2102 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 12, DECEMBER 1997 Fig. 9. Transmit buffer power amplifier. Fig. 10. RF port s11 in transmit and receive modes. Fig. 11. Measured transmit mixer and versus frequency. output is 11 dbm, which is sufficient to limit spectral regrowth in the power amplifier chain. Both the receive input (Fig. 5) and transmit output (Fig. 9) are connected to the same package pin and the desired function is selected by powering down either circuit via and other pull-down MOSFET s in the bias circuits. A single 3-nH external inductor acts as a pull-up in the transmit mode and as a matching element in either transmit or receive mode. Thus the switching function is achieved with minimum complexity and negligible gain, power, and noise degradation. The success of this approach is illustrated in the simulated data obtained using Spectre RF and shown in Fig. 10. This shows of the RF port from 2.2 to 2.8 GHz in both transmit and receive modes. Acceptable matches have been achieved with minimal variation between receive and transmit modes. Similar performance is observed in measurements on packaged parts. Measured transmit mixer and versus frequency are shown in Fig. 11. These agreed closely with computer simulations. Measured LO feedback to the LNA input was 46 dbm. This was achieved by careful modeling and choice of package pinout, bondwire orientation, circuit layout, and LO trace shielding.
7 MEYER et al.: 2.5-GHz BiCMOS TRANSCEIVER FOR WIRELESS LAN S 2103 Fig. 12. BiCMOS process cross section. Fig. 13. Die photograph. IV. PROCESS DESCRIPTION The BiCMOS process used for this design contains an extensive set of devices applicable to high-frequency mixed-signal designs. This includes 20-GHz NPN s, 0.7- m CMOS, 250- and /sq. poly resistors, 2 ff/ m oxide capacitors, Schottky diodes, lateral PNP s, plus three layers of metal. Minimum MOS devices feature m gates, and use a metal strap technology to decrease parasitic capacitance. Minimum NPN emitter size is m, and peak occurs at 210 A, while sidewall spacer technology produces very low noise NPN s. The process supports both medium- and high-frequency (GHz range) designs powered from V in high-volume production. Interconnect pitch is 2.4 m without contacts and 2.8 m with contacts. Special contact technology allows the contacts and vias to be directly stacked to increase
8 2104 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 12, DECEMBER 1997 TABLE I IC DEVICE PARAMETERS Parameter Double-Base NPN Lateral PNP AE m m 2 Basewidth 0.1 m 0.75 m Beta VAF 20 V 26 V LV ceo 4.9 V 8.5 V FT 22 GHz 200 MHz IFT (peak) 210 A 10 A RE RB-max CJE 3.5 ff 9.1 ff CJC 3.7 ff 10.5 ff CJS 14.4 ff 26.5 ff Parameter NMOS PMOS Gate-Oxide 150 Å 150 Å L e 0.70 m 0.75 m VT 0.65 V V packing density. A cross section of the process is shown in Fig. 12. Device parameters are summarized in Table I. A die photograph is shown in Fig. 13. [4] R. G. Meyer, Intermodulation in high-frequency bipolar transistor integrated-circuit mixers, IEEE J. Solid-State Circuits, vol. SC-21, pp , Aug [5] C. D. Hull and R. G. Meyer, A systematic approach to the analysis of noise in mixers, IEEE Trans. Circuits Syst. I, vol. 40, pp , Dec Robert G. Meyer (S 64 M 68 SM 74 F 81) was born in Melbourne, Australia, on July 21, He received the B.E., M.Eng.Sci., and Ph.D. degrees in electrical engineering from the University of Melbourne in 1963, 1965, and 1968, respectively. In 1968, he was employed as an Assistant Lecturer in Electrical Engineering at the University of Melbourne. Since September 1968, he has been employed in the Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, where he is now a Professor. His current research interests are high-frequency analog integrated-circuit design and device fabrication. He has acted as a consultant on electronic circuit design for numerous companies in the electronics industry. He is co-author of the book Analysis and Design of Analog Integrated Circuits (Wiley, 1993) and editor of the book Integrated Circuit Operational Amplifiers (IEEE Press, 1978). Dr. Meyer was President of the IEEE Solid-State Circuits Council and was an Associate Editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS and of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. V. CONCLUSIONS A BiCMOS transceiver operating in the GHz band has been described. The IC contains an LNA with two selectable gain values. In the high-gain mode the gain is 14 db with 2.2 db NF and of 3 dbm input. In the lowgain mode the gain is 13 db with dbm input. The downconversion mixer shares the RF pin with the upconversion mixer and has 8 db gain with 11 db SSB NF. The upconversion mixer has 17 db of gain with of 3 dbm out. An on-chip LO buffer accepts LO drive of 10 dbm with a half-frequency option allowed by an onchip frequency doubler. Power consumption from a single 3-V supply is 34 ma in transmit mode, 21 ma in receive mode, and 1 A in sleep mode. ACKNOWLEDGMENT The authors acknowledge C. Conkling for inspiring this project, the Philips BiCMOS Technology Development team for making the process production worthy, and K. McAdams for extensive measurement support. REFERENCES [1] R. G. Meyer and W. D. Mack, A 1-GHz BiCMOS RF front-end IC, IEEE J. Solid-State Circuits, vol. 29, pp , Mar [2] K. Kimura and H. Asazawa, Frequency mixer with a frequency doubler for integrated circuits, IEEE J. Solid-State Circuits, vol. 29, pp , Sept [3] A. M. Niknejad and R. G. Meyer, Analysis and optimization of monolithic inductors and transformers for RF IC s, in 1997 IEEE CICC Dig., pp William D. Mack (S 76 M 79 SM 95) was born in San Francisco, CA, on December 12, He received the B.S. and M.S. degrees in electrical engineering and computer science from the University of California (U.C.), Berkeley, in 1977 and 1979, respectively. He held Teaching Assistant/Associate positions at U.C. Berkeley, summer positions at the U.C. Berkeley Space Sciences Laboratory, Ampex Corporation, and Tektronix IC Design Group. In 1979, he joined the Philips Signetics Company, Sunnyvale, CA, where he held positions as Analog Designer in the Research Group, Senior Design Engineer, Bipolar Methodology Manager in the Linear Products Group, BiCMOS Methodology Manager in the Applications Specific Product Group, Philips Components, and Advanced Technology Group Manager in the Communications Products Group, Philips Semiconductors. He is currently the Director of Wireless Design at Maxim Integrated Products, Sunnyvale, CA, where his current area of interest is state-of-the-art RF IC designs for the wireless communications market. Mr. Mack is a member of Eta Kappa Nu. Johannes J. E. M. Hageraats was born in Amsterdam, The Netherlands, in He received the M.Sc. degree from the Delft University of Technology, The Netherlands, in 1991, working on broadband microwave components for optical receivers. In 1991, he joined Philips Research Laboratories, Eindhoven, The Netherlands, and has been involved in the research of multigigabit/s communications systems and their related optical and electrical circuits. Since 1996, he has been with Philips Semiconductors, Sunnyvale, CA. He is currently working on RF integrated circuit design for wireless communication.
THE rapid growth of portable wireless communication
1166 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 8, AUGUST 1997 A Class AB Monolithic Mixer for 900-MHz Applications Keng Leong Fong, Christopher Dennis Hull, and Robert G. Meyer, Fellow, IEEE Abstract
More informationSP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver
SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver Arvin R. Shahani, Derek K. Shaeffer, Thomas H. Lee Stanford University, Stanford, CA At submicron channel lengths, CMOS is
More informationEvaluating and Optimizing Tradeoffs in CMOS RFIC Upconversion Mixer Design. by Dr. Stephen Long University of California, Santa Barbara
Evaluating and Optimizing Tradeoffs in CMOS RFIC Upconversion Mixer Design by Dr. Stephen Long University of California, Santa Barbara It is not easy to design an RFIC mixer. Different, sometimes conflicting,
More informationTHE rapid growth of portable wireless communication
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 46, NO. 3, MARCH 1999 231 Monolithic RF Active Mixer Design Keng Leong Fong, Member, IEEE, and Robert G. Meyer,
More informationChapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design
Chapter 6 Case Study: 2.4-GHz Direct Conversion Receiver The chapter presents a 0.25-µm CMOS receiver front-end designed for 2.4-GHz direct conversion RF transceiver and demonstrates the necessity and
More informationA 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.6, NO.4, DECEMBER, 2006 281 A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration Tae-Geun Yu, Seong-Ik Cho, and Hang-Geun Jeong
More informationLecture 20: Passive Mixers
EECS 142 Lecture 20: Passive Mixers Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California, Berkeley EECS 142 Lecture 20 p.
More informationRF Integrated Circuits
Introduction and Motivation RF Integrated Circuits The recent explosion in the radio frequency (RF) and wireless market has caught the semiconductor industry by surprise. The increasing demand for affordable
More informationA 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier
852 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 7, JULY 2002 A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier Ryuichi Fujimoto, Member, IEEE, Kenji Kojima, and Shoji Otaka Abstract A 7-GHz low-noise amplifier
More informationACMOS RF up/down converter would allow a considerable
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 7, JULY 1997 1151 Low Voltage Performance of a Microwave CMOS Gilbert Cell Mixer P. J. Sullivan, B. A. Xavier, and W. H. Ku Abstract This paper demonstrates
More informationFOR digital circuits, CMOS technology scaling yields an
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1259 A Low-Voltage Folded-Switching Mixer in 0.18-m CMOS Vojkan Vidojkovic, Johan van der Tang, Member, IEEE, Arjan Leeuwenburgh, and Arthur
More informationDepartment of Electrical Engineering and Computer Sciences, University of California
Chapter 8 NOISE, GAIN AND BANDWIDTH IN ANALOG DESIGN Robert G. Meyer Department of Electrical Engineering and Computer Sciences, University of California Trade-offs between noise, gain and bandwidth are
More informationRFIC DESIGN EXAMPLE: MIXER
APPENDIX RFI DESIGN EXAMPLE: MIXER The design of radio frequency integrated circuits (RFIs) is relatively complicated, involving many steps as mentioned in hapter 15, from the design of constituent circuit
More informationISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2 20.2 A Digitally Calibrated 5.15-5.825GHz Transceiver for 802.11a Wireless LANs in 0.18µm CMOS I. Bouras 1, S. Bouras 1, T. Georgantas
More informationRF2418 LOW CURRENT LNA/MIXER
LOW CURRENT LNA/MIXER RoHS Compliant & Pb-Free Product Package Style: SOIC-14 Features Single 3V to 6.V Power Supply High Dynamic Range Low Current Drain High LO Isolation LNA Power Down Mode for Large
More informationALTHOUGH zero-if and low-if architectures have been
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1249 A 110-MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Chun-Pang Wu and Hen-Wai Tsao Abstract This paper describes
More informationPROJECT ON MIXED SIGNAL VLSI
PROJECT ON MXED SGNAL VLS Submitted by Vipul Patel TOPC: A GLBERT CELL MXER N CMOS AND BJT TECHNOLOGY 1 A Gilbert Cell Mixer in CMOS and BJT technology Vipul Patel Abstract This paper describes a doubly
More informationHighly linear common-gate mixer employing intrinsic second and third order distortion cancellation
Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation Mahdi Parvizi a), and Abdolreza Nabavi b) Microelectronics Laboratory, Tarbiat Modares University, Tehran
More informationCHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN
93 CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 4.1 INTRODUCTION Ultra Wide Band (UWB) system is capable of transmitting data over a wide spectrum of frequency bands with low power and high data
More informationDESCRIPTIO FEATURES APPLICATIO S. LT GHz to 2.7GHz Receiver Front End TYPICAL APPLICATIO
1.GHz to 2.GHz Receiver Front End FEATURES 1.V to 5.25V Supply Dual LNA Gain Setting: +13.5dB/ db at Double-Balanced Mixer Internal LO Buffer LNA Input Internally Matched Low Supply Current: 23mA Low Shutdown
More informationA 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator*
WP 23.6 A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator* Christopher Lam, Behzad Razavi University of California, Los Angeles, CA New wireless local area network (WLAN) standards have recently emerged
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More information2005 IEEE. Reprinted with permission.
P. Sivonen, A. Vilander, and A. Pärssinen, Cancellation of second-order intermodulation distortion and enhancement of IIP2 in common-source and commonemitter RF transconductors, IEEE Transactions on Circuits
More information1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS
-3GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS Hyohyun Nam and Jung-Dong Park a Division of Electronics and Electrical Engineering, Dongguk University, Seoul E-mail
More informationA 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications*
FA 8.2: S. Wu, B. Razavi A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications* University of California, Los Angeles, CA This dual-band CMOS receiver for GSM and DCS1800 applications incorporates
More informationDesign and optimization of a 2.4 GHz RF front-end with an on-chip balun
Vol. 32, No. 9 Journal of Semiconductors September 2011 Design and optimization of a 2.4 GHz RF front-end with an on-chip balun Xu Hua( 徐化 ) 1;, Wang Lei( 王磊 ) 2, Shi Yin( 石寅 ) 1, and Dai Fa Foster( 代伐
More informationTechnical Article A DIRECT QUADRATURE MODULATOR IC FOR 0.9 TO 2.5 GHZ WIRELESS SYSTEMS
Introduction As wireless system designs have moved from carrier frequencies at approximately 9 MHz to wider bandwidth applications like Personal Communication System (PCS) phones at 1.8 GHz and wireless
More informationNOWADAYS, multistage amplifiers are growing in demand
1690 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 51, NO. 9, SEPTEMBER 2004 Advances in Active-Feedback Frequency Compensation With Power Optimization and Transient Improvement Hoi
More informationISSCC 2006 / SESSION 33 / MOBILE TV / 33.4
33.4 A Dual-Channel Direct-Conversion CMOS Receiver for Mobile Multimedia Broadcasting Vincenzo Peluso, Yang Xu, Peter Gazzerro, Yiwu Tang, Li Liu, Zhenbiao Li, Wei Xiong, Charles Persico Qualcomm, San
More informationDesigning a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004
Designing a 960 MHz CMOS LNA and Mixer using ADS EE 5390 RFIC Design Michelle Montoya Alfredo Perez April 15, 2004 The University of Texas at El Paso Dr Tim S. Yao ABSTRACT Two circuits satisfying the
More informationA 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE MICHAEL PETERS. B.S., Kansas State University, 2009 A REPORT
A 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE by MICHAEL PETERS B.S., Kansas State University, 2009 A REPORT submitted in partial fulfillment of the requirements for the degree MASTER OF SCIENCE Department
More informationSA602A Double-balanced mixer and oscillator
RF COMMUNICATIONS PRODUCTS SA Replaces datasheet of April 7, 990 IC7 Data Handbook 997 Nov 07 Philips Semiconductors SA DESCRIPTION The SA is a low-power VHF monolithic double-balanced mixer with input
More informationISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8
ISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8 10.8 10Gb/s Limiting Amplifier and Laser/Modulator Driver in 0.18µm CMOS Technology Sherif Galal, Behzad Razavi Electrical Engineering
More informationFEATURES APPLICATIO S. LT GHz to 1.4GHz High Linearity Upconverting Mixer DESCRIPTIO TYPICAL APPLICATIO
FEATURES Wide RF Frequency Range:.7GHz to.ghz 7.dBm Typical Input IP at GHz On-Chip RF Output Transformer On-Chip 5Ω Matched LO and RF Ports Single-Ended LO and RF Operation Integrated LO Buffer: 5dBm
More informationWITH advancements in submicrometer CMOS technology,
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 53, NO. 3, MARCH 2005 881 A Complementary Colpitts Oscillator in CMOS Technology Choong-Yul Cha, Member, IEEE, and Sang-Gug Lee, Member, IEEE
More information1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1
Contents 1 FUNDAMENTAL CONCEPTS 1 1.1 What is Noise Coupling 1 1.2 Resistance 3 1.2.1 Resistivity and Resistance 3 1.2.2 Wire Resistance 4 1.2.3 Sheet Resistance 5 1.2.4 Skin Effect 6 1.2.5 Resistance
More informationPART 20 IF_IN LO_V CC 10 TANK 11 TANK 13 LO_GND I_IN 5 Q_IN 6 Q_IN 7 Q_IN 18 V CC
19-0455; Rev 1; 9/98 EALUATION KIT AAILABLE 3, Ultra-Low-Power Quadrature General Description The combines a quadrature modulator and quadrature demodulator with a supporting oscillator and divide-by-8
More informationLF to 4 GHz High Linearity Y-Mixer ADL5350
LF to GHz High Linearity Y-Mixer ADL535 FEATURES Broadband radio frequency (RF), intermediate frequency (IF), and local oscillator (LO) ports Conversion loss:. db Noise figure:.5 db High input IP3: 25
More informationReview of ASITIC (Analysis and Simulation of Inductors and Transformers for Integrated Circuits) Tool to Design Inductor on Chip
www.ijcsi.org 196 Review of ASITIC (Analysis and Simulation of Inductors and Transformers for Integrated Circuits) Tool to Design Inductor on Chip M. Zamin Ali Khan 1, Hussain Saleem 2 and Shiraz Afzal
More informationLow Distortion Mixer AD831
a FEATURES Doubly-Balanced Mixer Low Distortion +2 dbm Third Order Intercept (IP3) + dbm 1 db Compression Point Low LO Drive Required: dbm Bandwidth MHz RF and LO Input Bandwidths 2 MHz Differential Current
More informationA High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology
A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology Ch. Anandini 1, Ram Kumar 2, F. A. Talukdar 3 1,2,3 Department of Electronics & Communication Engineering,
More informationFully integrated CMOS transmitter design considerations
Semiconductor Technology Fully integrated CMOS transmitter design considerations Traditionally, multiple IC chips are needed to build transmitters (Tx) used in wireless communications. The difficulty with
More informationNEW WIRELESS applications are emerging where
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,
More informationHigh-Linearity CMOS. RF Front-End Circuits
High-Linearity CMOS RF Front-End Circuits Yongwang Ding Ramesh Harjani iigh-linearity CMOS tf Front-End Circuits - Springer Library of Congress Cataloging-in-Publication Data A C.I.P. Catalogue record
More informationIN RECENT years, low-dropout linear regulators (LDOs) are
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 9, SEPTEMBER 2005 563 Design of Low-Power Analog Drivers Based on Slew-Rate Enhancement Circuits for CMOS Low-Dropout Regulators
More informationA 5 GHz CMOS Low Power Down-conversion Mixer for Wireless LAN Applications
Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTES, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November 1-, 2006 26 A 5 GHz COS Low Power Down-conversion ixer for Wireless LAN Applications
More informationWITH THE exploding growth of the wireless communication
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 60, NO. 2, FEBRUARY 2012 387 0.6 3-GHz Wideband Receiver RF Front-End With a Feedforward Noise and Distortion Cancellation Resistive-Feedback
More informationQuadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell
1 Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell Yee-Huan Ng, Po-Chia Lai, and Jia Ruan Abstract This paper presents a GPS receiver front end design that is based on the single-stage quadrature
More informationRF transmitter with Cartesian feedback
UNIVERSITY OF MICHIGAN EECS 522 FINAL PROJECT: RF TRANSMITTER WITH CARTESIAN FEEDBACK 1 RF transmitter with Cartesian feedback Alexandra Holbel, Fu-Pang Hsu, and Chunyang Zhai, University of Michigan Abstract
More informationA 3 8 GHz Broadband Low Power Mixer
PIERS ONLINE, VOL. 4, NO. 3, 8 361 A 3 8 GHz Broadband Low Power Mixer Chih-Hau Chen and Christina F. Jou Institute of Communication Engineering, National Chiao Tung University, Hsinchu, Taiwan Abstract
More informationDesign and Simulation Study of Active Balun Circuits for WiMAX Applications
Design and Simulation Study of Circuits for WiMAX Applications Frederick Ray I. Gomez 1,2,*, John Richard E. Hizon 2 and Maria Theresa G. De Leon 2 1 New Product Introduction Department, Back-End Manufacturing
More informationDouble-balanced mixer and oscillator
NE/SA DESCRIPTION The NE/SA is a low-power VHF monolithic double-balanced mixer with input amplifier, on-board oscillator, and voltage regulator. It is intended for high performance, low power communication
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More informationAn Analog Phase-Locked Loop
1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential
More informationISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5 20.5 A 2.4GHz CMOS Transceiver and Baseband Processor Chipset for 802.11b Wireless LAN Application George Chien, Weishi Feng, Yungping
More informationEVALUATION KIT AVAILABLE 10MHz to 1050MHz Integrated RF Oscillator with Buffered Outputs. Typical Operating Circuit. 10nH 1000pF MAX2620 BIAS SUPPLY
19-1248; Rev 1; 5/98 EVALUATION KIT AVAILABLE 10MHz to 1050MHz Integrated General Description The combines a low-noise oscillator with two output buffers in a low-cost, plastic surface-mount, ultra-small
More informationDocument Version Publisher s PDF, also known as Version of Record (includes final page, issue and volume numbers)
A 2V Iductorless Receiver Front-End for Multi-Standard Wireless Applications Vidojkovic, V; Sanduleanu, MAT; van der Tang, JD; Baltus, PGM; van Roermund, AHM Published in: IEEE Radio and Wireless Symposium,
More informationA 200-MHz Sub-mA RF Front End for Wireless Hearing Aid Applications
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 35, NO. 7, JULY 2000 977 A 200-MHz Sub-mA RF Front End for Wireless Hearing Aid Applications Armin Deiss, Student Member, IEEE, Dirk Pfaff, Student Member, IEEE,
More informationA Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.4, AUGUST, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.4.506 ISSN(Online) 2233-4866 A Triple-Band Voltage-Controlled Oscillator
More informationA 5.2GHz RF Front-End
University of Michigan, EECS 522 Final Project, Winter 2011 Natekar, Vasudevan and Viswanath 1 A 5.2GHz RF Front-End Neel Natekar, Vasudha Vasudevan, and Anupam Viswanath, University of Michigan, Ann Arbor.
More informationDesign and Simulation of Voltage-Mode and Current-Mode Class-D Power Amplifiers for 2.4 GHz Applications
Design and Simulation of Voltage-Mode and Current-Mode Class-D Power Amplifiers for 2.4 GHz Applications Armindo António Barão da Silva Pontes Abstract This paper presents the design and simulations of
More informationLow Output Impedance 0.6µm-CMOS Sub-Bandgap Reference. V. Gupta and G.A. Rincón-Mora
Low Output Impedance 0.6µm-CMOS Sub-Bandgap Reference V. Gupta and G.A. Rincón-Mora Abstract: A 0.6µm-CMOS sub-bandgap reference circuit whose output voltage is, unlike reported literature, concurrently
More informationNoise Reduction in Transistor Oscillators: Part 3 Noise Shifting Techniques. cross-coupled. over other topolo-
From July 2005 High Frequency Electronics Copyright 2005 Summit Technical Media Noise Reduction in Transistor Oscillators: Part 3 Noise Shifting Techniques By Andrei Grebennikov M/A-COM Eurotec Figure
More informationLow-Noise Amplifiers
007/Oct 4, 31 1 General Considerations Noise Figure Low-Noise Amplifiers Table 6.1 Typical LNA characteristics in heterodyne systems. NF IIP 3 db 10 dbm Gain 15 db Input and Output Impedance 50 Ω Input
More information6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators
6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators Massachusetts Institute of Technology March 29, 2005 Copyright 2005 by Michael H. Perrott VCO Design for Narrowband
More informationDual-band LNA Design for Wireless LAN Applications. 2.4 GHz LNA 5 GHz LNA Min Typ Max Min Typ Max
Dual-band LNA Design for Wireless LAN Applications White Paper By: Zulfa Hasan-Abrar, Yut H. Chow Introduction Highly integrated, cost-effective RF circuitry is becoming more and more essential to the
More informationAnalysis of 1=f Noise in CMOS Preamplifier With CDS Circuit
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 49, NO. 4, AUGUST 2002 1819 Analysis of 1=f Noise in CMOS Preamplifier With CDS Circuit Tae-Hoon Lee, Gyuseong Cho, Hee Joon Kim, Seung Wook Lee, Wanno Lee, and
More informationISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9
ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9 11.9 A Single-Chip Linear CMOS Power Amplifier for 2.4 GHz WLAN Jongchan Kang 1, Ali Hajimiri 2, Bumman Kim 1 1 Pohang University of Science
More informationCHAPTER 3 CMOS LOW NOISE AMPLIFIERS
46 CHAPTER 3 CMOS LOW NOISE AMPLIFIERS 3.1 INTRODUCTION The Low Noise Amplifier (LNA) plays an important role in the receiver design. LNA serves as the first block in the RF receiver. It is a critical
More informationA low-if 2.4 GHz Integrated RF Receiver for Bluetooth Applications Lai Jiang a, Shaohua Liu b, Hang Yu c and Yan Li d
Applied Mechanics and Materials Online: 2013-06-27 ISSN: 1662-7482, Vol. 329, pp 416-420 doi:10.4028/www.scientific.net/amm.329.416 2013 Trans Tech Publications, Switzerland A low-if 2.4 GHz Integrated
More informationDue to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible
A Forward-Body-Bias Tuned 450MHz Gm-C 3 rd -Order Low-Pass Filter in 28nm UTBB FD-SOI with >1dBVp IIP3 over a 0.7-to-1V Supply Joeri Lechevallier 1,2, Remko Struiksma 1, Hani Sherry 2, Andreia Cathelin
More informationA-1.8V Operation Switchable Direct-Conversion Receiver with sub-harmonic mixer
, pp.94-98 http://dx.doi.org/1.14257/astl.216.135.24 A-1.8V Operation Switchable Direct-Conversion Receiver with sub-harmonic mixer Mi-young Lee 1 1 Dept. of Electronic Eng., Hannam University, Ojeong
More informationRF9986. Micro-Cell PCS Base Stations Portable Battery Powered Equipment
RF996 CDMA/TDMA/DCS900 PCS Systems PHS 500/WLAN 2400 Systems General Purpose Down Converter Micro-Cell PCS Base Stations Portable Battery Powered Equipment The RF996 is a monolithic integrated receiver
More informationA Compact GHz Ultra-Wideband Low-Noise Amplifier in 0.13-m CMOS Po-Yu Chang and Shawn S. H. Hsu, Member, IEEE
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 58, NO. 10, OCTOBER 2010 2575 A Compact 0.1 14-GHz Ultra-Wideband Low-Noise Amplifier in 0.13-m CMOS Po-Yu Chang and Shawn S. H. Hsu, Member,
More informationOn the design of low- voltage, low- power CMOS analog multipliers for RF applications
C.J. Debono, F. Maloberti, J. Micallef: "On the design of low-voltage, low-power CMOS analog multipliers for RF applications"; IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 10,
More informationRF2667. Typical Applications CDMA/FM Cellular Systems CDMA PCS Systems GSM/DCS Systems
RF66 RECEIVE AGC AND DEMODULATOR Typical Applications CDMA/FM Cellular Systems CDMA PCS Systems GSM/DCS Systems TDMA Systems Spread Spectrum Cordless Phones Wireless Local Loop Systems Product Description
More informationQuiz2: Mixer and VCO Design
Quiz2: Mixer and VCO Design Fei Sun and Hao Zhong 1 Question1 - Mixer Design 1.1 Design Criteria According to the specifications described in the problem, we can get the design criteria for mixer design:
More informationApplication Note 5057
A 1 MHz to MHz Low Noise Feedback Amplifier using ATF-4143 Application Note 7 Introduction In the last few years the leading technology in the area of low noise amplifier design has been gallium arsenide
More informationTHE rapid evolution of wireless communications has resulted
368 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 2, FEBRUARY 2004 Brief Papers A 24-GHz CMOS Front-End Xiang Guan, Student Member, IEEE, and Ali Hajimiri, Member, IEEE Abstract This paper reports
More informationAn Asymmetrical Bulk CMOS Switch for 2.4 GHz Application
Progress In Electromagnetics Research Letters, Vol. 66, 99 104, 2017 An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application Lang Chen 1, * and Ye-Bing Gan 1, 2 Abstract A novel asymmetrical single-pole
More information65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers
65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers Michael Gordon, Terry Yao, Sorin P. Voinigescu University of Toronto March 10 2006, UBC, Vancouver Outline Motivation mm-wave
More informationLinearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier
Linearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier Jaehyuk Yoon* (corresponding author) School of Electronic Engineering, College of Information Technology,
More informationDesign of Analog CMOS Integrated Circuits
Design of Analog CMOS Integrated Circuits Behzad Razavi Professor of Electrical Engineering University of California, Los Angeles H Boston Burr Ridge, IL Dubuque, IA Madison, WI New York San Francisco
More informationAn 8mA, 3.8dB NF, 40dB Gain CMOS Front-End for GPS Applications
An 8mA, 3.8dB NF, 40dB Gain CMOS Front-End for GPS Applications F. Svelto S. Deantoni, G. Montagna R. Castello Dipartimento di Ingegneria Studio di Microelettronica Dipartimento di Elettronica Università
More informationHigh IP3, 10 MHz to 6 GHz, Active Mixer ADL5801
FEATURES Broadband upconverter/downconverter Power conversion gain of 1.8 db Broadband RF, LO, and IF ports SSB noise figure (NF) of 9.7 db Input IP3: 8. dbm Input P1dB: 13.3 dbm Typical LO drive: dbm
More informationA low noise amplifier with improved linearity and high gain
International Journal of Electronics and Computer Science Engineering 1188 Available Online at www.ijecse.org ISSN- 2277-1956 A low noise amplifier with improved linearity and high gain Ram Kumar, Jitendra
More information2003 IEEE. Reprinted with permission.
P. Sivonen, S. Kangasmaa, and A. Pärssinen, Analysis of packaging effects and optimization in inductively degenerated common-emitter low-noise amplifiers, IEEE Transactions on Microwave Theory and Techniques,
More information6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers
6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers Massachusetts Institute of Technology February 17, 2005 Copyright 2005
More informationFully-Integrated Low Phase Noise Bipolar Differential VCOs at 2.9 and 4.4 GHz
Fully-Integrated Low Phase Noise Bipolar Differential VCOs at 2.9 and 4.4 GHz Ali M. Niknejad Robert G. Meyer Electronics Research Laboratory University of California at Berkeley Joo Leong Tham 1 Conexant
More informationIndex. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10
Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar
More informationIEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 6, JUNE
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 6, JUNE 1998 859 A Parallel Structure for CMOS Four-Quadrant Analog Multipliers and Its Application to a 2-GHz RF Downconversion Mixer Shuo-Yuan Hsiao,
More informationETI , Good luck! Written Exam Integrated Radio Electronics. Lund University Dept. of Electroscience
und University Dept. of Electroscience EI170 Written Exam Integrated adio Electronics 2010-03-10, 08.00-13.00 he exam consists of 5 problems which can give a maximum of 6 points each. he total maximum
More information10MHz to 1050MHz Integrated RF Oscillator with Buffered Outputs
9-24; Rev 2; 2/02 EVALUATION KIT AVAILABLE 0MHz to 050MHz Integrated General Description The combines a low-noise oscillator with two output buffers in a low-cost, plastic surface-mount, ultra-small µmax
More information1GHz low voltage LNA, mixer and VCO
DESCRIPTION The is a combined RF amplifier, VCO with tracking bandpass filter and mixer designed for high-performance low-power communication systems from 800-1200MHz. The low-noise preamplifier has a
More informationA10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram
LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department
More informationPART MAX2605EUT-T MAX2606EUT-T MAX2607EUT-T MAX2608EUT-T MAX2609EUT-T TOP VIEW IND GND. Maxim Integrated Products 1
19-1673; Rev 0a; 4/02 EVALUATION KIT MANUAL AVAILABLE 45MHz to 650MHz, Integrated IF General Description The are compact, high-performance intermediate-frequency (IF) voltage-controlled oscillators (VCOs)
More informationATF High Intercept Low Noise Amplifier for the MHz PCS Band using the Enhancement Mode PHEMT
ATF-54143 High Intercept Low Noise Amplifier for the 185 191 MHz PCS Band using the Enhancement Mode PHEMT Application Note 1222 Introduction Avago Technologies ATF-54143 is a low noise enhancement mode
More informationAN increasing number of video and communication applications
1470 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 9, SEPTEMBER 1997 A Low-Power, High-Speed, Current-Feedback Op-Amp with a Novel Class AB High Current Output Stage Jim Bales Abstract A complementary
More informationCMOS RE-CONFIGURABLE MULTI-STANDARD RADIO RECEIVERS BIASING ANALYSIS
Électronique et transmission de l information CMOS RE-CONFIGURABLE MULTI-STANDARD RADIO RECEIVERS BIASING ANALYSIS SILVIAN SPIRIDON, FLORENTINA SPIRIDON, CLAUDIUS DAN, MIRCEA BODEA Key words: Software
More informationBerkeley. Mixers: An Overview. Prof. Ali M. Niknejad. U.C. Berkeley Copyright c 2014 by Ali M. Niknejad
Berkeley Mixers: An Overview Prof. Ali M. U.C. Berkeley Copyright c 2014 by Ali M. Mixers Information PSD Mixer f c The Mixer is a critical component in communication circuits. It translates information
More information