Functional Testing. approach. In this paper, we discuss the effect of phase delay on the. The mixed-signal BIST architecture, illustrated in Fig.
|
|
- Alan Parks
- 5 years ago
- Views:
Transcription
1 163 39th Southeaster Symposium o System Theory Mercer Uiversity Maco, GA, 31207, March 4-6, 2007 MB3.3 Phase Delay Measuremet ad Calibratio i Built- Aalog Fuctioal Testig Jie Qi, Studet Member, EEE, Charles Stroud, Fellow, EEE, ad Foster Dai, Seior Member, EEE complete aalog tests such as frequecy respose, liearity, ad oise measuremets [1]. A ew mixed-sigal BST approach has bee proposed which icludes a direct digital sythesizer (DDS) based test patter geerator (TPG) ad multiplier/accumulator (MAC) based output respose aalyzer (ORA). Because the sigal is i digital form, it is easy to iclude differet modulatio capabilities i the DDS. Therefore, may aalog fuctioal tests, such as magitude ad phase respose i the frequecy domai, 3rd order itercept poit (P3) ad oise figure (NF) ca be performed i this architecture [1]. Some experimetal results for P3 ad frequecy respose (both phase ad gai). NTRODUCTON AND BACKGROUND M ixed-sigal Built- Self-Test (BST) is ow i more usig this BST architecture have bee preseted i [1] to demad tha ever. First, aalog fuctioality tests demostrate the feasibility ad accuracy of the BST approach. based o the traditioal methodology of maual testig costs this paper, we discuss the effect of phase delay o the much more moey ad time due to the ever-icreasig implemetatio ad accuracy of the MAC-based ORA. operatioal frequecy ad complexity of moder additio, through experimetatio with the BST circuitry, a mixed-sigal itegrated circuits (Cs). For example, radio simple compariso betwee the MAC-based ORA ad frequecy itegrated circuit (RFC) test cost ca be as as FFT-based BST scheme is also preseted. The paper is 50% of the total cost, depedig o the complexity of the orgaized as follows. Sectio 2 gives a overview of the fuctioality to be tested [1]. Secod, the operatioal BST approach. This is followed by a detailed discussio of frequecy ad complexity of moder mixed-sigal Cs make it the effect of phase delay o the MAC-based ORA i Sectio 3. difficult to perform test o these Cs. Fially, with a rapidly Some experimetal results related to the MAC-based ORA are icreasig level of itegratio, the umber of iput/output (10) preseted i Sectio 4 ad the paper cocludes i Sectio 5. pis does ot icrease accordigly such that observability of. OVERVEW OF BST ARCHTECTURE iteral compoets is lower compared with traditioal Cs [2]. Therefore, it becomes more attractive to automate the The mixed-sigal BST architecture, illustrated i Fig. 1, aalog testig process with low-cost, built-i test circuitry. is capable of accurate o-chip aalog fuctioal order to perform a suite of aalog fuctioality tests, measuremets [ 1]. order to miimize the area ad such as liearity, frequecy respose, ad oise figure (NF) performace pealty o the aalog circuitry, the majority of measuremet, i a BST eviromet, the frequecy spectrum the BST circuitry resides i the digital portio of the of the sigal comig from the device uder test (DUT) eeds mixed-sigal system. The digital portio of the BST circuitry to be measured ad aalyzed by a output respose aalyzer icludes a DDS-based TPG, a MAC-based ORA, ad a test (ORA) icluded i the BST circuitry [3]. A few techiques cotroller. The test scheme utilizes the existig have bee proposed to perform o-chip frequecy-domai digital-to-aalog coverters (DACs) ad aalog-to-digital testig of mixed-sigal circuits i [4]-[7]. However, most of coverters (ADCs) typically associated with most these approaches focus oly o oe or two simple parameter mixed-sigal architectures to provide accurate aalog tests such as cut-off frequecy of a filter ad caot perform fuctioality testig ad measuremets while miimizig the hardware added for BST. The oly test circuitry added to the aalog domai is loopback capabilities eeded to facilitate Mauscript received October 13, oe or more retur paths for the test sigals to the ORA. The Jie Qi is with Dept. of Electrical & Computer Egieerig, 200 Brou umber ad locatio of these loopback capabilities determies Hall, Aubur, AL USA ( the accuracy ad resolutio of tests ad measuremets Charles Stroud is with Dept. of Electrical & Computer Egieerig, 200 Brou Hall, Aubur, AL USA (phoe: ; fax: associated with a give aalog fuctio. Abstract-A Built- Self-Test (BST) approach has bee proposed for fuctioality measuremets of aalog circuitry i mixed-sigal systems. The BST circuitry cosists of a direct digital sythesizer (DDS) based test patter geerator (TPG) ad multiplier/accumulator (MAC) based output respose aalyzer (ORA). this paper we ivestigate ad discuss the effects of phase delay o aalog fuctioality measuremets i mixed-sigal systems whe usig MAC-based ORAs. We show that phase delay has a critical impact o measuremet results ad that the MAC-based ORA is a effective method for measurig phase delay ; strouce@aubur.edu). Foster Dai is with Dept. of Electrical & Computer Egieerig, 200 Brou Hall, Aubur, AL USA ( /07/$ EEE. 145
2 164 f_nco1 sifl(2 flfltck+9l) - v2_ v 2, 821 s1^^ 1 fi _X si(2zf2tck+ 02) ORA TPG Accm 03aE 3si(2zf3 TClk+03) f2( TCk): Mut2 Fig. 1. The DDS-based TPG cosists of three umerically cotrolled oscillators (NCOs) ad utilizes the existig DAC from the mixed-sigal system to complete the DDS. Fig. 2 shows a more detailed view of the umerically cotrolled oscillator (NCO) used i the TPG. The phase accumulator is used to geerate the phase word based o the frequecy word f ad the iitial phase word 9. The the NCO utilizes a look-up table (LUT) to covert the trucated phase word sequece to a digital sie wave sequece show i Fig. 2. The output sie wave frequecy is determied as f =f clk 2 where is the word width of the phase accumulator. The digital sie wave serves two purposes. Oe purpose is to produce a aalog stimulus to the DUT through the DAC. The other is to provide i-phase ad out-of-phase test toes for the MAC-based ORA. f Phase Accumulator ~L Fig. 2. NCO used i TPG. The ORA cosists of two sets of NxN-bit multiplier ad M-bit accumulator pairs with each MAC performig i-phase ad out-of-phase aalysis respectively. the desig of the ORA, N is the umber of bits from the DDS ad ADC ad M is chose such that K<2M 2N, where K is the legth of the BST sequece i clock cycles. A more detailed descriptio of how the MAC-based ORA works is give i the followig sectio.. OVERVEW OF PHASE DELAY While performig the frequecy respose, liearity ad NF measuremets, fl(tclk) ad f2(tclk) is set to cos(atclk) ad si(atclk) respectively. As a result, the DC1 ad DC2 accumulator values ca be described as Geeral model of BST architecture. (1) 146 DC1 = Z f(tlk) COS(WT(lk)' DC2 = E (Tck) si(fiotck ) From (2) ad (3), it ca be see that DC1 ad DC2 are the i-phase ad out-of-phase compoets of the sigalf(tclk) at frequecy c. The sigal f(tclk)'s Fourier Trasform F(w) ca also be expressed through DC1 ad DC2 accordig to the followig formula: F(o) = (2) (3) f(tlk))ejtlk =DC,(ow)+j.DC2(w) (4) From (4), the sigalfl(tclk)'s frequecy spectrum, F(w), withi the badwidth ca be measured through the DC1 ad DC2 by sweepig the frequecy c over the iterested badwidth. compariso with the FFT which computes F(w) over the etire bad at the same time, the MAC-based ORA i Figure 1 oly measures F(w) at oe frequecy poit at a time with the etire spectrum obtaied through successive measuremets. From the fuctio F(w), the amplitude A(0) ad the phase z5(co) of the spectrum ca be derived as follows: where F(v) = DC, (v) + j DC2(v) =A(-)e A4(co)=tg 1 DC2() DC,(o)) A()) = F(o))e-jA0(w) f (T(lk). ej A()] (5) = (f(tk) * cos(cotcl -AA()) These two parameters are used much more widely i aalog fuctioal measuremets. The amplitude respose A(0) is of iterest because may importat parameters, such as cut-off frequecy, i-bad ripple, badwidth, etc., are determied by it. The phase respose 45(co) represets the delay itroduced by electrical devices. t is also because of the phase delay that there is ormally a phase differece betwee the exteral path through the DUT ad the iteral (6) (7)
3 165 that it does't require ay extra circuitry to calculate the amplitude oce the phase delay is determied. However, there are also some disadvatages associated with it. First, a extra accumulatio sequece is required to obtai the amplitude respose, which will slow dow the processig speed ad legthe testig time. Secod, this approach caot be used for MF measuremet. Usually the oise i electric devices is modeled as a white Gaussia oise process with time-varyig phase, which makes it impossible to perform NF measuremet through (7). Compared with the first approach, the secod techique ca perform the phase ad amplitude measuremet almost simultaeously ad does ot have the costraits that the first approach has for the NF measuremet. However, extra hardware to realize the divisio ad siusoidal operatio show i (8) is required. A commo problem associated with the first two approaches is that their amplitude calculatio is based o the phase delay determied beforehad. So if there is ay error i the phase delay calculatio, the error will propagate to the subsequet amplitude calculatio. However, the third approach does't have this drawback because the amplitude ad phase are calculated idepedetly through (6) ad (10), but the cost is the extra hardware to implemet the square ad square root operatios. path from the TPG to the ORA (refer to Fig. 1). The phase delay is a importat issue to the MAC-based ORA because it will affect the accuracy ad implemetatio of the BST approach. Oce the phase retardatio z5(w) is determied based o (6), A(0) ca be measured through DC, accordig to (7) if the test toe geerated by NCO ca be phase-adjusted usig 4o(oc). However, with pre-determied 50(69), A(0) ca also be calculated as follows: A(w) cos (8) si AOu(c) Ai(w) For a o-chip test, we do't have to set up a full-legth arcta LUT to get the exact phase delay from DC, ad DC2. First the quadrat of J0(m) ca be determied from the sig bits of DC, ad DC2. Before we further the discussio, we defie a ew term, the absolute phase offset of z5(w) i the correspodig quadrat ad it ca be calculated through the formula as g-1 DC2(w)l g 1 DC1(o)l D(co) DC2(w) DC1(co)l DC2(co) (9) DC1(co)l DC2(co)l TABLE Pros ad cos of the three approaches The relatioship betwee A5(ca) ad Ai5(ca) is show i Table. Therefore, A5(ca) ca be idetified with A75(ca) whose value rage is [0, 45 ]. Upo the aalysis util ow, the arcta LUT ca be decreased by half. Furthermore, the arcta(dc2jdc) ca be represeted by the ratio of the DC2/DC1 whe DC2/DC1 is very small. So the legth of the arcta LUT ca be compressed further such that the hardware resources used by the phase calculatio ca be miimized. Approach costraits propagatio error TABLE DC1>0; DC2>0 DC1>O; DC2<0 A0(o))=3600-A0o(Co) DC1<0; DC2>0 Ai0(co)=1800-Ao0(6o) DC1<O;DC2<0 Ai0(co)=1800+A0o(wq) =2700+Ao/o(w) Ab(w)=900+A0o(w) A,(w) =2700- Aoo(c) Basically, there are three techiques to measure ad calibrate the phase delay. Oe is to adjust the phase of the outgoig test toe i the NCO such that the DUT output is i phase with the sigal to be mixed i the ORA ad the make the amplitude measuremet. The secod approach is to calculate the corrected amplitude accordig to (8). The last method is to obtai the amplitude directly from DC1 ad DC2 as follows: A(o) = 2DC+DC #3 Low Low t caot be used for NF Measuremet. Yes o o yes o The advatages ad disadvatages of these three approaches are summarized i the Table. The bold etries i the table are the desired properties for the ideal ORA. Through such a compariso, the third approach is see to be the most preferred strategy. The oly drawback of this approach is the extra hardware overhead. Because the amplitude is usually measured ad evaluated i the uit of db i real-life applicatios, the calculatio of (10) ca be trasformed to the logarithm domai as DC11<1 DC21 Ab(o)) 900 Ab0(o) A(60) #2 hardware overhead speed RELATONSHP BETWEEN AQ(C) AND A0(60) DC11>1 DC21 A (co) =A b0() #1 A (o) = 20 logl0 (A(w)) og (D C 2 + DC2)(11) log where A (c) is the measured amplitude i db uit. The hardware implemetatio of (11) ca be doe with a LUT or simple liear approximatio algorithm [8] depedig o the precisio requiremet. (10) V. EXPERMENTAL RESULTS All these three approaches have their ow advatages ad disadvatages. The most attractive merit of first approach is We have implemeted the BST architecture show i 147
4 166 Fig. 1 i hardware to perform the liearity, frequecy respose, ad NF measuremets. The digital portio of the BST circuitry was implemeted i a Xilix Sparta XC2S50 FPGA o a Xilix XSA50 prited circuit board (PCB). A 8-bit DAC with a low-pass filter ad a 8-bit ADC were implemeted o a separate PCB with a separate power supply. this sectio, we preset some experimetal results to show the critical impact of phase delay o the measuremet result obtaied through the ORA. A. Phase Delay troduced by BST Circuit The sesitivity ad accuracy of the measuremets that ca be obtaied with this BST approach ca be particularly illustrated from a desig error i the origial BST circuitry implemeted i [1]. We foud that there was a extra clock cycle delay i the path from the TPG, through MUX4 (see Fig. 1), to the ORA. Workig i this mode, the BST circuitry bypasses the DAC, DUT, ad ADC totally ad should itroduce o phase delay. However, Fig. 3 shows a phase delay measured by the origial BST cofiguratio i [1]. Whe the extra delay was removed, the phase respose show i Fig. 4 was obtaied. Fig. 4 also illustrates that liear phase delay error is itroduced by the ORA if the accumulatio does ot stop at a iteger multiple of the period of the sie wave used to make the phase measuremet. The reaso is that the accumulatio caot totally cacel the o-dc sigal show as the "humps" i the curves of both Fig. 3 ad Fig. 4. circuitry ad the exteral test equipmets ad this draw i Fig. 5. The other curve i the figure represets the phase delay caused by the DAC/ADC pair ad Amplifier measured by modified BST circuitry. Comparig these two curves, we ca see that they are close to each other, which also shows that the phase delay i the DAC/ADC cotributes to most of the phase measuremet error i [1] ,5 _5 L- 0 i -2 k/ Fig. 4. Ffequecq (kho) Phase error with delay removed error is Phase Delay by the aalog BST circuitry - Phase Respose Error Shou i [18] a Fig. 3. to e 28 Phase error due to delay itroduced i TPG While performig measuremets o the DUT, the test sigal must pass through the exteral path composed of the DAC with amplifier for low pass filter, the DUT ad the ADC. So actually, the measured phase respose is the total phase delay caused by all these four devices together. Therefore, the phase delay itroduced by the DAC/ADC pair ad amplifier also eeds to be well calibrated out. Fig. 5 illustrates the impact of this kid of phase delay o the accuracy of the BST circuitry. The reported phase respose measured by the BST circuitry i [1] shows a apparet error betwee the phase measuremet doe by origial BST Fig. 5. Frequecy (khz) Phase delay caused by DAC/ADC circuitry B. mplemetatios of the MAC-based ORA The MAC-based ORA was modeled i Verilog with parameterized umber of iput bits (N, which correspods to the umber of multiplier bits) ad umber of output bits (M, which correspods the umber of accumulator bits) to support the requiremet for applicatios with varied bit-width. our implemetatio, the BST circuitry is sythesized ito a Xilix Sparta XC2S50 FPGA. Table ad V summarize the resources required to implemet the MACs as a fuctio of differet values for N ad M. As ca be see, whe M icreases, the logic required to realize the accumulator will icrease correspodigly. Table ad Table V show a liear relatioship betwee the resource usage ad M if N is fixed. fact, the accumulator 148
5 167 requires exactly oe slice for every two bits of the accumulator. However, the complexity of a multiplier icreases much faster tha a accumulator with icreasig size, which is also illustrated by Table ad Table V. The MAC-based ORA ca be also compared to the FFT-based BST approach proposed i [7] ad the FFT implemetatios i [9]. For a 256 poit FFT with a 32 poit approximate kerel, [7] used a XC2V8000, which itself is almost 250 times larger tha the XC2S 15 device, for implemetatio of that FFT-based BST approach. The maximum clock frequecy of that approach was reported to be betwee 1 ad 2 MHz while our approach will operate at 48.5 MHz. MAC-based ORA is much simpler ad cheaper, ad ca also achieve some flexibility that the FFT-based approach caot provide. For example, the maximum umber of the poits that a FFT processor ca compute is fixed, such that it is difficult to adjust the frequecy resolutio whe usig a FFT-based approach. stead, the frequecy resolutio ca be easily tued with the step size of the sweepig frequecy i our ORA. additio, we are typically oly iterested i several frequecy poits or i a arrow badwidth, which ca be doe easily usig our ORA scheme while FFT-based scheme has to compute a great amout of iformatio that may be useless because FFT processes the whole frequecy domai at oe time. The trade-off is i test time sice the FFT ca compute the etire frequecy spectrum cocurretly, while our MAC-based ORA measures oe frequecy compoet at a time. TABLE Number of slices vs. MAC cofiguratio M=28 M=32 M=36 M=40 M=44 N=8 N=12 N= V. CONCLUSONS order to avoid the drawbacks associated with the covetioal approaches to perform the mixed-sigal testig ad measuremet, a BST scheme has bee proposed usig a DDS-based TPG ad a MAC-based ORA [1]. Both the theoretical aalysis ad experimetal results from actual measuremets show that the phase delay is very importat to the implemetatio ad accuracy of the MAC-based ORA. compariso with the FFT-based approach, the MAC-based ORA ca be realized usig much more flexible ad simpler BST circuitry with less area pealty, which is what a ideal BST scheme is supposed to be. TABLE V Number of slices vs. MAC cofiguratio M=28 M=32 M=36 M=40 M=44 N=8 N=12 N= TABLE V RESOURCES USAGE OF 256-PONT FF17 MPLEMENTATONS ON VRTEX TYPE Pipelied Burst /O Miimum Resources # OF SLCES #0OF 18X18-BT MULTPLERS TRANSFORM FREQUENCY khz 313 khz 133 khz REFERENCES F. Dai, C. Stroud, ad D. Yag, "Automatic Liearity ad Frequecy Respose Tests with Built-i Patter Geerator ad Aalyzer," EEE Tras. o VLS Systems., vol. 14, o. 6, pp , [2] M. Bushell, V. Agrawal, Essetials of Electroic Testig for Digital, Memory ad Mixed-Sigal VLS Circuits, Spriger, [3] J. Qi, C. Stroud ad F. Dai, "Phase Delay i MAC-based Aalog Fuctioal Testig i Mixed-Sigal Systems," Proc. EEE North Atlatic Test Workshop, pp , [4] C.-Y. Chao, H.-J. Li, ad L. Milor, "Optimal Testig of VLS Aalog Circuits," EEE Tras. o Computer-Aided Desig, vol. 16, o. 1, pp , [5] M. Toer ad G. Roberts, "A BST Techique for a Frequecy Respose ad termodulatio Distortio Test of a Sigma-Delta ADC," Proc. EEE VLS Test Symp., pp , [6] B. Provost ad E. Sachez-Siecio, "O-chip Ramp Geerators for Mixed-Sigal BST ad ADC Self-Test," EEE J. Solid-State Circuits, vol. 38, pp , [7] J. Emmert, J. Cheatham, B. Jagaatha, S. Umarai, "A FF1 Approximatio Techique Suitable for O-Chip Geeratio ad Aalysis of Siusoidal Sigals", Proc. EEE teratioal Symp. o Defect ad Fault Tolerace i VLS Systems, pp , [8] M. Lu, Arithmetic ad Logic i Computer System, Joh Wiley ad Sos, [9], "Fast Fourier Trasform v3.2," Xilix, c., August [1] [9] presets a umber of FFT implemetatios for differet poit sizes o differet series FPGAs. We chose three types of 256-poit FFT implemetatios with 16-bit iput implemeted o a Xilix Virtex FPGA for compariso. The resources usage ad performace of these implemetatios are summarized i Table V. Cosider the fastest pipelied implemetatio i Table V as a example. With almost 7 times more slices ad twelve 18-bitxl8-bit multipliers (which, it should be oted, are ot used i our BST circuitry), the pipelied type FFT processor ca oly ru at 641kHz. Furthermore, it should be oted that if we were to use the existig 1 8x1 8 multipliers i Virtex for the multiplier i our MAC-based ORA, we would oly require oe multiplier ad the umber of slices eeded for the accumulator is equal to M/2. As a result the largest cofiguratio i Tables ad V would oly require oe multiplier ad 22 slices. From such a compariso, we ca coclude that the 149
Outline. Motivation. Analog Functional Testing in Mixed-Signal Systems. Motivation and Background. Built-In Self-Test Architecture
Aalog Fuctioal Testig i Mixed-Sigal s Jie Qi Dept. of Electrical & Computer Egieerig Aubur Uiversity Co-Advisors: Charles Stroud ad Foster Dai Outlie Motivatio ad Backgroud Built-I Self-Test Architecture
More informationAPPLICATION NOTE UNDERSTANDING EFFECTIVE BITS
APPLICATION NOTE AN95091 INTRODUCTION UNDERSTANDING EFFECTIVE BITS Toy Girard, Sigatec, Desig ad Applicatios Egieer Oe criteria ofte used to evaluate a Aalog to Digital Coverter (ADC) or data acquisitio
More informationDesign of FPGA- Based SPWM Single Phase Full-Bridge Inverter
Desig of FPGA- Based SPWM Sigle Phase Full-Bridge Iverter Afarulrazi Abu Bakar 1, *,Md Zarafi Ahmad 1 ad Farrah Salwai Abdullah 1 1 Faculty of Electrical ad Electroic Egieerig, UTHM *Email:afarul@uthm.edu.my
More informationMeasurement of Equivalent Input Distortion AN 20
Measuremet of Equivalet Iput Distortio AN 2 Applicatio Note to the R&D SYSTEM Traditioal measuremets of harmoic distortio performed o loudspeakers reveal ot oly the symptoms of the oliearities but also
More informationLogarithms APPENDIX IV. 265 Appendix
APPENDIX IV Logarithms Sometimes, a umerical expressio may ivolve multiplicatio, divisio or ratioal powers of large umbers. For such calculatios, logarithms are very useful. They help us i makig difficult
More informationEECE 301 Signals & Systems Prof. Mark Fowler
EECE 3 Sigals & Systems Prof. Mark Fowler Note Set #6 D-T Systems: DTFT Aalysis of DT Systems Readig Assigmet: Sectios 5.5 & 5.6 of Kame ad Heck / Course Flow Diagram The arrows here show coceptual flow
More informationPRACTICAL FILTER DESIGN & IMPLEMENTATION LAB
1 of 7 PRACTICAL FILTER DESIGN & IMPLEMENTATION LAB BEFORE YOU BEGIN PREREQUISITE LABS Itroductio to Oscilloscope Itroductio to Arbitrary/Fuctio Geerator EXPECTED KNOWLEDGE Uderstadig of LTI systems. Laplace
More informationPRACTICAL ANALOG DESIGN TECHNIQUES
PRACTICAL ANALOG DESIGN TECHNIQUES SINGLE-SUPPLY AMPLIFIERS HIGH SPEED OP AMPS HIGH RESOLUTION SIGNAL CONDITIONING ADCs HIGH SPEED SAMPLING ADCs UNDERSAMPLING APPLICATIONS MULTICHANNEL APPLICATIONS OVERVOLTAGE
More informationA New Basic Unit for Cascaded Multilevel Inverters with the Capability of Reducing the Number of Switches
Joural of Power Electroics, ol, o, pp 67-677, July 67 JPE --6 http://dxdoiorg/6/jpe67 I(Prit: 98-9 / I(Olie: 9-78 A ew Basic Uit for Cascaded Multi Iverters with the Capability of Reducig the umber of
More informationApplication of Improved Genetic Algorithm to Two-side Assembly Line Balancing
206 3 rd Iteratioal Coferece o Mechaical, Idustrial, ad Maufacturig Egieerig (MIME 206) ISBN: 978--60595-33-7 Applicatio of Improved Geetic Algorithm to Two-side Assembly Lie Balacig Ximi Zhag, Qia Wag,
More informationA New Design of Log-Periodic Dipole Array (LPDA) Antenna
Joural of Commuicatio Egieerig, Vol., No., Ja.-Jue 0 67 A New Desig of Log-Periodic Dipole Array (LPDA) Atea Javad Ghalibafa, Seyed Mohammad Hashemi, ad Seyed Hassa Sedighy Departmet of Electrical Egieerig,
More informationMEASUREMENT AND CONTORL OF TOTAL HARMONIC DISTORTION IN FREQUENCY RANGE 0,02-10KHZ.
ELECTRONICS 00 September, Sozopol, BLGARIA MEASREMENT AND CONTORL OF TOTAL HARMONIC DISTORTION IN FREQENCY RANGE 0,0-0KHZ. Plame Agelov Agelov Faculty for Computer Sciece, Egieerig ad Natural Studies,
More informationCHAPTER 5 A NEAR-LOSSLESS RUN-LENGTH CODER
95 CHAPTER 5 A NEAR-LOSSLESS RUN-LENGTH CODER 5.1 GENERAL Ru-legth codig is a lossless image compressio techique, which produces modest compressio ratios. Oe way of icreasig the compressio ratio of a ru-legth
More informationA New Space-Repetition Code Based on One Bit Feedback Compared to Alamouti Space-Time Code
Proceedigs of the 4th WSEAS It. Coferece o Electromagetics, Wireless ad Optical Commuicatios, Veice, Italy, November 0-, 006 107 A New Space-Repetitio Code Based o Oe Bit Feedback Compared to Alamouti
More informationDesign of FPGA Based SPWM Single Phase Inverter
Proceedigs of MUCEET2009 Malaysia Techical Uiversities Coferece o Egieerig ad Techology Jue 20-22, 2009, MS Garde,Kuata, Pahag, Malaysia MUCEET2009 Desig of FPGA Based SPWM Sigle Phase Iverter Afarulrazi
More informationSampling. Introduction to Digital Data Acquisition: Physical world is analog CSE/EE Digital systems need to
Itroductio to Digital Data Acuisitio: Samplig Physical world is aalog Digital systems eed to Measure aalog uatities Switch iputs, speech waveforms, etc Cotrol aalog systems Computer moitors, automotive
More informationA Novel Small Signal Power Line Quality Measurement System
IMTC 3 - Istrumetatio ad Measuremet Techology Coferece Vail, CO, USA, - May 3 A ovel Small Sigal Power Lie Quality Measuremet System Paul B. Crilly, Erik Leadro Boaldi, Levy Ely de Lacarda de Oliveira,
More informationObjectives. Some Basic Terms. Analog and Digital Signals. Analog-to-digital conversion. Parameters of ADC process: Related terms
Objectives. A brief review of some basic, related terms 2. Aalog to digital coversio 3. Amplitude resolutio 4. Temporal resolutio 5. Measuremet error Some Basic Terms Error differece betwee a computed
More informationX-Bar and S-Squared Charts
STATGRAPHICS Rev. 7/4/009 X-Bar ad S-Squared Charts Summary The X-Bar ad S-Squared Charts procedure creates cotrol charts for a sigle umeric variable where the data have bee collected i subgroups. It creates
More informationComparison of Frequency Offset Estimation Methods for OFDM Burst Transmission in the Selective Fading Channels
Compariso of Frequecy Offset Estimatio Methods for OFDM Burst Trasmissio i the Selective Fadig Chaels Zbigiew Długaszewski Istitute of Electroics ad Telecommuicatios Pozań Uiversity of Techology 60-965
More informationAnalysis of SDR GNSS Using MATLAB
Iteratioal Joural of Computer Techology ad Electroics Egieerig (IJCTEE) Volume 5, Issue 3, Jue 2015 Aalysis of SDR GNSS Usig MATLAB Abstract This paper explais a software defied radio global avigatio satellite
More informationDIGITALLY TUNED SINUSOIDAL OSCILLATOR USING MULTIPLE- OUTPUT CURRENT OPERATIONAL AMPLIFIER FOR APPLICATIONS IN HIGH STABLE ACOUSTICAL GENERATORS
Molecular ad Quatum Acoustics vol. 7, (6) 95 DGTALL TUNED SNUSODAL OSCLLATOR USNG MULTPLE- OUTPUT CURRENT OPERATONAL AMPLFER FOR APPLCATONS N HGH STABLE ACOUSTCAL GENERATORS Lesław TOPÓR-KAMŃSK Faculty
More informationINCREASE OF STRAIN GAGE OUTPUT VOLTAGE SIGNALS ACCURACY USING VIRTUAL INSTRUMENT WITH HARMONIC EXCITATION
XIX IMEKO World Cogress Fudametal ad Applied Metrology September 6, 9, Lisbo, Portugal INCREASE OF STRAIN GAGE OUTPUT VOLTAGE SIGNALS ACCURACY USING VIRTUAL INSTRUMENT WITH HARMONIC EXCITATION Dalibor
More informationCAEN Tools for Discovery
Applicatio Note AN2506 Digital Gamma Neutro discrimiatio with Liquid Scitillators Viareggio 19 November 2012 Itroductio I recet years CAEN has developed a complete family of digitizers that cosists of
More informationOutline. Background of Analog Functional Testing. Phase Delay in Multiplier/Accumulator (MAC)-based ORA
Phase Delay Measurement and Calibration in Built-In Analog Functional Testing Jie Qin, Charles Stroud, and Foster Dai Dept. of Electrical & Computer Engineering Auburn University Outline Background of
More informationCOMPRESSION OF TRANSMULTIPLEXED ACOUSTIC SIGNALS
COMPRESSION OF TRANSMULTIPLEXED ACOUSTIC SIGNALS Mariusz Ziółko, Przemysław Sypka ad Bartosz Ziółko Departmet of Electroics, AGH Uiversity of Sciece ad Techology, al. Mickiewicza 3, 3-59 Kraków, Polad,
More informationA SELECTIVE POINTER FORWARDING STRATEGY FOR LOCATION TRACKING IN PERSONAL COMMUNICATION SYSTEMS
A SELETIVE POINTE FOWADING STATEGY FO LOATION TAKING IN PESONAL OUNIATION SYSTES Seo G. hag ad hae Y. Lee Departmet of Idustrial Egieerig, KAIST 373-, Kusug-Dog, Taejo, Korea, 305-70 cylee@heuristic.kaist.ac.kr
More informationRadar emitter recognition method based on AdaBoost and decision tree Tang Xiaojing1, a, Chen Weigao1 and Zhu Weigang1 1
Advaces i Egieerig Research, volume 8 d Iteratioal Coferece o Automatio, Mechaical Cotrol ad Computatioal Egieerig (AMCCE 7) Radar emitter recogitio method based o AdaBoost ad decisio tree Tag Xiaojig,
More informationHigh-Order CCII-Based Mixed-Mode Universal Filter
High-Order CCII-Based Mixed-Mode Uiversal Filter Che-Nog Lee Departmet of Computer ad Commuicatio Egieerig, Taipei Chegshih Uiversity of Sciece ad Techology, Taipei, Taiwa, R. O. C. Abstract This paper
More informationOPTIMIZATION OF RNS FIR FILTERS FOR 6-INPUTS LUT BASED FPGAS
OPTIMIZATION OF RNS FIR FILTERS FOR 6-INPUTS LUT BASED FPGAS G.C. Cardarilli, M. Re, A. Salsao Uiversity of Rome Tor Vergata Departmet of Electroic Egieerig Via del Politecico 1 / 00133 / Rome / ITAL {marco.re,
More informationDelta- Sigma Modulator based Discrete Data Multiplier with Digital Output
K.Diwakar et al. / Iteratioal Joural of Egieerig ad echology (IJE Delta- Sigma Mulator based Discrete Data Multiplier with Digital Output K.Diwakar #,.ioth Kumar *2, B.Aitha #3, K.Kalaiarasa #4 # Departmet
More informationMeasurements of the Communications Environment in Medium Voltage Power Distribution Lines for Wide-Band Power Line Communications
Measuremets of the Commuicatios viromet i Medium Voltage Power Distributio Lies for Wide-Bad Power Lie Commuicatios Jae-Jo Lee *,Seug-Ji Choi *,Hui-Myoug Oh *, Wo-Tae Lee *, Kwa-Ho Kim * ad Dae-Youg Lee
More informationDepartment of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on April 26, 2018 at 7:00 PM
Departmet of Electrical ad omputer Egieerig, orell Uiersity EE 350: Microelectroics Sprig 08 Homework 0 Due o April 6, 08 at 7:00 PM Suggested Readigs: a) Lecture otes Importat Notes: ) MAKE SURE THAT
More informationDelta- Sigma Modulator with Signal Dependant Feedback Gain
Delta- Sigma Modulator with Sigal Depedat Feedback Gai K.Diwakar #1 ad V.Vioth Kumar *2 # Departmet of Electroics ad Commuicatio Egieerig * Departmet of Electroics ad Istrumetatio Egieerig Vel Tech Uiversity,Cheai,
More informationECE 333: Introduction to Communication Networks Fall Lecture 4: Physical layer II
ECE 333: Itroductio to Commuicatio Networks Fall 22 Lecture : Physical layer II Impairmets - distortio, oise Fudametal limits Examples Notes: his lecture cotiues the discussio of the physical layer. Recall,
More informationSingle Bit DACs in a Nutshell. Part I DAC Basics
Sigle Bit DACs i a Nutshell Part I DAC Basics By Dave Va Ess, Pricipal Applicatio Egieer, Cypress Semicoductor May embedded applicatios require geeratig aalog outputs uder digital cotrol. It may be a DC
More informationDesign and Construction of a Three-phase Digital Energy Meter
Desig ad Costructio of a Three-phase Digital Eergy Meter D.P.Chadima, V.G.R.G. Jayawardae, E.A.E.H. Hemachadra, I.N.Jayasekera, H.V.L.Hasaraga, D.C. Hapuarachchi (chadima@elect.mrt.ac.lk, geethagaj@gmail.com,era.hem@gmail.com,ishaivaka@gmail.com,lahiru_hasaraga@yahoo.com,diya_elect.uom@gmail.com)
More informationData Acquisition System for Electric Vehicle s Driving Motor Test Bench Based on VC++ *
Available olie at www.sciecedirect.com Physics Procedia 33 (0 ) 75 73 0 Iteratioal Coferece o Medical Physics ad Biomedical Egieerig Data Acquisitio System for Electric Vehicle s Drivig Motor Test Bech
More informationSubband Coding of Speech Signals Using Decimation and Interpolation
3 th Iteratioal Coferece o AEROSPACE SCIENCES & AVIATION TECHNOLOGY, ASAT- 3, May 6 8, 9, E-Mail: asat@mtc.edu.eg Military Techical College, Kobry Elkobbah, Cairo, Egypt Tel : +() 459 43638, Fax: +() 698
More informationNonlinear System Identification Based on Reduced Complexity Volterra Models Guodong Jin1,a* and Libin Lu1,b
6th Iteratioal Coferece o Electroics, Mechaics, Culture ad Medicie (EMCM 205) Noliear System Idetificatio Based o Reduced Complexity Volterra Models Guodog Ji,a* ad Libi Lu,b Xi a research istitute of
More information4. INTERSYMBOL INTERFERENCE
DATA COMMUNICATIONS 59 4. INTERSYMBOL INTERFERENCE 4.1 OBJECT The effects of restricted badwidth i basebad data trasmissio will be studied. Measuremets relative to itersymbol iterferece, usig the eye patter
More informationx y z HD(x, y) + HD(y, z) HD(x, z)
Massachusetts Istitute of Techology Departmet of Electrical Egieerig ad Computer Sciece 6.02 Solutios to Chapter 5 Updated: February 16, 2012 Please sed iformatio about errors or omissios to hari; questios
More informationCascaded Feedforward Sigma-delta Modulator for Wide Bandwidth Applications
Tamkag Joural of Sciece ad Egieerig, Vol. 4, No., pp. 55-64 () 55 Cascaded Feedforward Sigma-delta Modulator for Wide Badwidth Applicatios Je-Shiu Chiag, Teg-Hug Chag ad Pou-Chu Chou Departmet of Electrical
More informationThe Institute of Chartered Accountants of Sri Lanka
The Istitute of Chartered Accoutats of Sri Laka Postgraduate Diploma i Busiess ad Fiace Quatitative Techiques for Busiess Hadout 02:Presetatio ad Aalysis of data Presetatio of Data The Stem ad Leaf Display
More informationMassachusetts Institute of Technology Dept. of Electrical Engineering and Computer Science Fall Semester, Introduction to EECS 2.
Massachusetts Istitute of Techology Dept. of Electrical Egieerig ad Computer Sciece Fall Semester, 006 6.08 Itroductio to EECS Prelab Exercises Pre-Lab#3 Modulatio, demodulatio, ad filterig are itegral
More informationFLEXIBLE ADC: A DITHER AND OVERSAMPLING BASED SOLUTION TO IMPROVE THE PERFORMANCE OF ADC SYSTEMS
FLEXIBLE : A DITHER AND OVERSAMPLING BASED SOLUTION TO IMPROVE THE PERFORMANCE OF SYSTEMS J.M. Dias Pereira (1), A. Cruz Serra () ad P. Girão () (1) DSI, Escola Superior de Tecologia, Istituto Politécico
More informationLaboratory Exercise 3: Dynamic System Response Laboratory Handout AME 250: Fundamentals of Measurements and Data Analysis
Laboratory Exercise 3: Dyamic System Respose Laboratory Hadout AME 50: Fudametals of Measuremets ad Data Aalysis Prepared by: Matthew Beigto Date exercises to be performed: Deliverables: Part I 1) Usig
More informationProblem of calculating time delay between pulse arrivals
America Joural of Egieerig Research (AJER) 5 America Joural of Egieerig Research (AJER) e-issn: 3-847 p-issn : 3-936 Volume-4, Issue-4, pp-3-4 www.ajer.org Research Paper Problem of calculatig time delay
More informationHigh Speed Area Efficient Modulo 2 1
High Speed Area Efficiet Modulo 2 1 1-Soali Sigh (PG Scholar VLSI, RKDF Ist Bhopal M.P) 2- Mr. Maish Trivedi (HOD EC Departmet, RKDF Ist Bhopal M.P) Adder Abstract Modular adder is oe of the key compoets
More informationCHAPTER 6 IMPLEMENTATION OF DIGITAL FIR FILTER
CHAPTER 6 IMPLEMENTATION OF DIGITAL FIR FILTER 6.1 INTRODUCTION The digital FIR filters are commo compoets i may digital sigal processig (DSP) systems. There are various applicatios like high speed/low
More informationSensors & Transducers 2015 by IFSA Publishing, S. L.
Sesors & Trasducers 215 by IFSA Publishig, S. L. http://www.sesorsportal.com Uiversal Sesors ad Trasducers Iterface for Mobile Devices: Metrological Characteristics * Sergey Y. YURISH ad Javier CAÑETE
More informationH2 Mathematics Pure Mathematics Section A Comprehensive Checklist of Concepts and Skills by Mr Wee Wen Shih. Visit: wenshih.wordpress.
H2 Mathematics Pure Mathematics Sectio A Comprehesive Checklist of Cocepts ad Skills by Mr Wee We Shih Visit: weshih.wordpress.com Updated: Ja 2010 Syllabus topic 1: Fuctios ad graphs 1.1 Checklist o Fuctios
More informationHistory and Advancement of the Family of Log Periodic Toothed Planer Microstrip Antenna
Joural of Electromagetic Aalysis ad Applicatios, 2011, 3, 242-247 doi:10.4236/jemaa.2011.36039 Published Olie Jue 2011 (http://www.scirp.org/joural/jemaa) History ad Advacemet of the Family of Log Periodic
More informationReconfigurable architecture of RNS based high speed FIR filter
Idia Joural of Egieerig & Materials Scieces Vol. 21, April 214, pp. 233-24 Recofigurable architecture of RNS based high speed FIR filter J Britto Pari* & S P Joy Vasatha Rai Departmet of Electroics Egieerig,
More informationCombined Scheme for Fast PN Code Acquisition
13 th Iteratioal Coferece o AEROSPACE SCIENCES & AVIATION TECHNOLOGY, ASAT- 13, May 6 8, 009, E-Mail: asat@mtc.edu.eg Military Techical College, Kobry Elkobbah, Cairo, Egypt Tel : +(0) 4059 4036138, Fax:
More informationAME50461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY
PD-94595A AME5046 SERIES EMI FILTER HYBRID-HIGH RELIABILITY Descriptio The AME Series of EMI filters have bee desiged to provide full compliace with the iput lie reflected ripple curret requiremet specified
More informationBy: Pinank Shah. Date : 03/22/2006
By: Piak Shah Date : 03/22/2006 What is Strai? What is Strai Gauge? Operatio of Strai Gauge Grid Patters Strai Gauge Istallatio Wheatstoe bridge Istrumetatio Amplifier Embedded system ad Strai Gauge Strai
More informationFaulty Clock Detection for Crypto Circuits Against Differential Faulty Analysis Attack
Faulty Clock Detectio for Crypto Circuits Agaist Differetial Faulty Aalysis Attack Pei uo ad Yusi Fei Departmet of Electrical ad Computer Egieerig Northeaster Uiversity, Bosto, MA 02115 Abstract. Differetial
More informationNOISE IN A SPECTRUM ANALYZER. Carlo F.M. Carobbi and Fabio Ferrini Department of Information Engineering University of Florence, Italy
NOISE IN A SPECTRUM ANALYZER by Carlo.M. Carobbi ad abio errii Departet of Iforatio Egieerig Uiversity of lorece, Italy 1. OBJECTIVE The objective is to easure the oise figure of a spectru aalyzer with
More informationChapter 1 The Design of Passive Intermodulation Test System Applied in LTE 2600
Chapter The Desig of Passive Itermodulatio Test System Applied i LTE 600 Gogli, Wag Cheghua, You Wejue 3, Wa Yuqiag 4 Abstract. For the purpose of measurig the passive itermodulatio (PIM) products caused
More informationTechnical Explanation for Counters
Techical Explaatio for ers CSM_er_TG_E Itroductio What Is a er? A er is a device that couts the umber of objects or the umber of operatios. It is called a er because it couts the umber of ON/OFF sigals
More informationTest Time Minimization for Hybrid BIST with Test Pattern Broadcasting
Test Time Miimizatio for Hybrid BIST with Test Patter Broadcastig Raimud Ubar, Maksim Jeihhi Departmet of Computer Egieerig Talli Techical Uiversity EE-126 18 Talli, Estoia {raiub, maksim}@pld.ttu.ee Gert
More informationA study on the efficient compression algorithm of the voice/data integrated multiplexer
A study o the efficiet compressio algorithm of the voice/data itegrated multiplexer Gyou-Yo CHO' ad Dog-Ho CHO' * Dept. of Computer Egieerig. KyiigHee Uiv. Kiheugup Yogiku Kyuggido, KOREA 449-71 PHONE
More informationA SIMPLE METHOD OF GOAL DIRECTED LOSSY SYNTHESIS AND NETWORK OPTIMIZATION
A SIMPL MOD OF GOAL DIRCD LOSSY SYNSIS AND NWORK OPIMIZAION Karel ájek a), ratislav Michal, Jiří Sedláček a) Uiversity of Defece, Kouicova 65,63 00 Bro,Czech Republic, Bro Uiversity of echology, Kolejí
More informationComputational Algorithm for Higher Order Legendre Polynomial and Gaussian Quadrature Method
Computatioal Algorithm for Higher Order Legre olyomial ad Gaussia Quadrature Method Asif M. Mughal, Xiu Ye ad Kamra Iqbal Dept. of Applied Sciece, Dept. of Mathematics ad Statistics, Dept. of Systems Egieerig
More informationAC : USING ELLIPTIC INTEGRALS AND FUNCTIONS TO STUDY LARGE-AMPLITUDE OSCILLATIONS OF A PENDULUM
AC 007-7: USING ELLIPTIC INTEGRALS AND FUNCTIONS TO STUDY LARGE-AMPLITUDE OSCILLATIONS OF A PENDULUM Josue Njock-Libii, Idiaa Uiversity-Purdue Uiversity-Fort Waye Josué Njock Libii is Associate Professor
More informationYour name. Scalable Regulated Three Phase Power Rectifier. Introduction. Existing System Designed in 1996 from Dr. Hess and Dr. Wall.
Scalable Regulated Three Phase Power Rectifier ECE480 Seior Desig Review Tyler Budziaowski & Tao Nguye Mar 31, 2004 Istructor: Dr. Jim Frezel Techical Advisors: Dr. Hess ad Dr. Wall Sposors: Dr. Hess ad
More informationSpread Spectrum Signal for Digital Communications
Wireless Iformatio Trasmissio System Lab. Spread Spectrum Sigal for Digital Commuicatios Istitute of Commuicatios Egieerig Natioal Su Yat-se Uiversity Spread Spectrum Commuicatios Defiitio: The trasmitted
More informationIntroduction to Wireless Communication Systems ECE 476/ECE 501C/CS 513 Winter 2003
troductio to Wireless Commuicatio ystems ECE 476/ECE 501C/C 513 Witer 2003 eview for Exam #1 March 4, 2003 Exam Details Must follow seatig chart - Posted 30 miutes before exam. Cheatig will be treated
More informationHOW BAD RECEIVER COORDINATES CAN AFFECT GPS TIMING
HOW BAD RECEIVER COORDINATES CAN AFFECT GPS TIMING H. Chadsey U.S. Naval Observatory Washigto, D.C. 2392 Abstract May sources of error are possible whe GPS is used for time comparisos. Some of these mo
More informationLab 2: Common Source Amplifier.
epartet of Electrical ad Coputer Egieerig Fall 1 Lab : Coo Source plifier. 1. OBJECTIVES Study ad characterize Coo Source aplifier: Bias CS ap usig MOSFET curret irror; Measure gai of CS ap with resistive
More informationFPGA Implementation of the Ternary Pulse Compression Sequences
FPGA Implemetatio of the Terary Pulse Compressio Sequeces N.Balaji 1, M. Sriivasa rao, K.Subba Rao 3, S.P.Sigh 4 ad N. Madhusudhaa Reddy 4 Abstract Terary codes have bee widely used i radar ad commuicatio
More informationAN ESTIMATION OF MULTILEVEL INVERTER FED INDUCTION MOTOR DRIVE
9 IJRIC. All rights reserved. IJRIC www.ijric.org E-ISSN: 76-3336 AN ESTIMATION OF MULTILEVEL INVERTER FED INDUCTION MOTOR DRIVE K.RAMANI AND DR.A. KRISHNAN SMIEEE Seior Lecturer i the Departmet of EEE
More informationEncode Decode Sample Quantize [ ] [ ]
Referece Audio Sigal Processig I Shyh-Kag Jeg Departmet of Electrical Egieerig/ Graduate Istitute of Commuicatio Egieerig M. Bosi ad R. E. Goldberg, Itroductio to Digital Audio Codig ad Stadards, Kluwer
More informationIntermediate Information Structures
Modified from Maria s lectures CPSC 335 Itermediate Iformatio Structures LECTURE 11 Compressio ad Huffma Codig Jo Roke Computer Sciece Uiversity of Calgary Caada Lecture Overview Codes ad Optimal Codes
More informationCompound Controller for DC Motor Servo System Based on Inner-Loop Extended State Observer
BULGARIAN ACADEMY OF SCIENCES CYBERNETICS AND INFORMATION TECHNOLOGIES Volume 6, No 5 Special Issue o Applicatio of Advaced Computig ad Simulatio i Iformatio Systems Sofia 06 Prit ISSN: 3-970; Olie ISSN:
More informationDensity Slicing Reference Manual
Desity Slicig Referece Maual Improvisio, Viscout Cetre II, Uiversity of Warwick Sciece Park, Millbur Hill Road, Covetry. CV4 7HS Tel: 0044 (0) 24 7669 2229 Fax: 0044 (0) 24 7669 0091 e-mail: admi@improvisio.com
More informationA Study on Performance Analysis for Error Probability in SWSK Systems
556 Tae-Il Jeog, et al.: A STUDY ON PERFORMANCE ANALYSIS FOR ERROR PROBABILITY IN SWSK SYSTEMS A Study o Performace Aalysis for Error Probability i SWSK Systems Tae-Il Jeog, wag-seo Moo, ad Jog-Nam Kim,
More informationThe Fast Haar Wavelet Transform for Signal & Image Processing
Vol. 7, No., The Fast Haar Wavelet Trasform for Sigal & Image Processig V.Ashok T.Balakumara C.Gowrishakar epartmet of BE, epartmet of ECE epartmet of EEE Velalar College of Egg.&Tech. Velalar College
More informationA Simplified Method for Phase Noise Calculation
Poster: T-18 Simplified Method for Phase Noise Calculatio Massoud Tohidia, li Fotowat hmady* ad Mahmoud Kamarei Uiversity of Tehra, *Sharif Uiversity of Techology, Tehra, Ira Outlie Itroductio Prelimiary
More information信號與系統 Signals and Systems
Sprig 24 信號與系統 Sigals ad Systems Chapter SS- Sigals ad Systems Feg-Li Lia NTU-EE Feb4 Ju4 Figures ad images used i these lecture otes are adopted from Sigals & Systems by Ala V. Oppeheim ad Ala S. Willsky,
More informationSubscriber Pulse Metering (SPM) Detection
Subscriber Pulse Meterig () Detectio Versatile telephoe call-charge ad security fuctios for PBX, Payphoe ad Pair-Gai applicatios - employig CML s family of 12kHz ad 16kHz ICs INNOVATIONS INV/Telecom//1
More informationA Dual-Band Through-the-Wall Imaging Radar Receiver Using a Reconfigurable High-Pass Filter
JOURNAL OF ELECTROMAGNETIC ENGINEERING AND SCIENCE, VOL. 16, NO. 3, 164~168, JUL. 2016 http://dx.doi.org/10.5515/jkiees.2016.16.3.164 ISSN 2234-8395 (Olie) ISSN 2234-8409 (Prit) A Dual-Bad Through-the-Wall
More information信號與系統 Signals and Systems
Sprig 2 信號與系統 Sigals ad Systems Chapter SS- Sigals ad Systems Feg-Li Lia NTU-EE Feb Ju Figures ad images used i these lecture otes are adopted from Sigals & Systems by Ala V. Oppeheim ad Ala S. Willsky,
More informationCHAPTER 8 JOINT PAPR REDUCTION AND ICI CANCELLATION IN OFDM SYSTEMS
CHAPTER 8 JOIT PAPR REDUCTIO AD ICI CACELLATIO I OFDM SYSTEMS Itercarrier Iterferece (ICI) is aother major issue i implemetig a OFDM system. As discussed i chapter 3, the OFDM subcarriers are arrowbad
More informationELEC 350 Electronics I Fall 2014
ELEC 350 Electroics I Fall 04 Fial Exam Geeral Iformatio Rough breakdow of topic coverage: 0-5% JT fudametals ad regios of operatio 0-40% MOSFET fudametals biasig ad small-sigal modelig 0-5% iodes (p-juctio
More informationA SIMPLE METHOD OF GOAL DIRECTED LOSSY SYNTHESIS AND NETWORK OPTIMIZATION
49 A SIMPL MOD OF GOAL DIRCD LOSSY SYNSIS AND NWORK OPIMIZAION K. ájek a),. Michal b), J. Sedláek b), M. Steibauer b) a) Uiversity of Defece, Kouicova 65,63 00 ro,czech Republic, b) ro Uiversity of echology,
More informationInternational Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS)
teratioal Associatio of Scietific ovatio ad Research (ASR) (A Associatio Uifyig the Scieces, Egieerig, ad Applied Research) teratioal Joural of Emergig Techologies i Computatioal ad Applied Scieces (JETCAS)
More informationMike Li Andy Martwick Gerry Talbot Jan Wilstrup
ITC 24 Trasfer Fuctios For The Referece Clock Jitter I A Serial Lik: Theory Ad Applicatios Mike Li Ady Martwick Gerry Talbot Ja Wilstrup Trasfer Fuctios For The Referece Clock Jitter I A Serial Lik: Theory
More informationEmbedded Microcomputer Systems Lecture 9.1
Embedded Microcomputer Systems Lecture 9. Recap from last time Aalog circuit desig Noise Microphoe iterface Objectives Active low pass filter Nyquist Theorem ad aliasig Speaker amplifier Lookig at oise,
More informationA New 3-Bit Integrating Time to Digital Converter Using Time to Voltage Conversion Technique
Bulleti of Eviromet, Pharmacology ad Life Scieces Bull. Ev. Pharmacol. Life Sci., ol 3 [11] October 2014:115-122 2014 Academy for Eviromet ad Life Scieces, dia Olie SSN 2277-1808 Joural s URL:http://www.bepls.com
More informationAME28461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY
PD-94597A AME28461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY Descriptio The AME Series of EMI filters have bee desiged to provide full compliace with the iput lie reflected ripple curret requiremet specified
More informationICM7213. One Second/One Minute Timebase Generator. Features. Description. Ordering Information. Pinout. August 1997
August 997 Features Guarateed V Operatio Very Low Curret Cosumptio (Typ).... µa at V All Outputs TTL Compatible O Chip Oscillator Feedback Resistor Oscillator Requires Oly Exteral compoets: Fixed Capacitor,
More informationA Bipolar Cockcroft-Walton Voltage Multiplier for Gas Lasers
America Joural of Applied cieces 4 (10): 79-799, 007 N 1546-99 007 ciece Publicatios orrespodig Author: A Bipolar ockcroft-walto Voltage Multiplier for Gas Lasers hahid qbal ad Rosli Besar Faculty of Egieerig
More informationRoberto s Notes on Infinite Series Chapter 1: Series Section 2. Infinite series
Roberto s Notes o Ifiite Series Chapter : Series Sectio Ifiite series What you eed to ow already: What sequeces are. Basic termiology ad otatio for sequeces. What you ca lear here: What a ifiite series
More information(2) The MOSFET. Review of. Learning Outcome. (Metal-Oxide-Semiconductor Field Effect Transistor) 2.0) Field Effect Transistor (FET)
EEEB73 Electroics Aalysis & esig II () Review of The MOSFET (Metal-Oxide-Semicoductor Field Effect Trasistor) Referece: Neame, Chapter 3 ad Chapter 4 Learig Outcome Able to describe ad use the followig:
More informationAccelerating Image Processing Algorithms with Microblaze Softcore and Digilent S3 FPGA Demonstration Board
Acceleratig Image Processig Algorithms with Microblaze Softcore ad Digilet S3 FPGA Demostratio Board Computer Electroics 1 st Semester, 2011/2012 1 Itroductio This project itroduces a example for image
More informationFingerprint Classification Based on Directional Image Constructed Using Wavelet Transform Domains
7 Figerprit Classificatio Based o Directioal Image Costructed Usig Wavelet Trasform Domais Musa Mohd Mokji, Syed Abd. Rahma Syed Abu Bakar, Zuwairie Ibrahim 3 Departmet of Microelectroic ad Computer Egieerig
More informationSHORT-TERM TRAVEL TIME PREDICTION USING A NEURAL NETWORK
SHORT-TERM TRAVEL TIME PREDICTION USING A NEURAL NETWORK Giovai Huiske ad Eric va Berkum Dept. of Civil Egieerig - Uiversity of Twete - 7500 AE Eschede - The Netherlads E-mail: g.huiske@ctw.utwete.l ad
More informationPROJECT #2 GENERIC ROBOT SIMULATOR
Uiversity of Missouri-Columbia Departmet of Electrical ad Computer Egieerig ECE 7330 Itroductio to Mechatroics ad Robotic Visio Fall, 2010 PROJECT #2 GENERIC ROBOT SIMULATOR Luis Alberto Rivera Estrada
More information