Faulty Clock Detection for Crypto Circuits Against Differential Faulty Analysis Attack
|
|
- Della Garrison
- 5 years ago
- Views:
Transcription
1 Faulty Clock Detectio for Crypto Circuits Agaist Differetial Faulty Aalysis Attack Pei uo ad Yusi Fei Departmet of Electrical ad Computer Egieerig Northeaster Uiversity, Bosto, MA Abstract. Differetial fault aalysis attack is a kid of serious threat to cryptographic devices. Previous protectio schemes for crypto devices are ot desiged specifically agaist this kid of attacks. At the same time, previous schemes either icur large resource overhead or complex desig work for differet process techology. I this paper, we propose a method which ca be easily implemeted either i FPGAs or itegrated circuits to detect the glitches i system clock. Results show that the proposed method ca detect glitches efficietly while eeds very few system resource ad this method will ot ivolve complex desig work for differet process techology. Keywords: AES, differetial fault aalysis, side-chael attacks 1 itroductio Cryptographic applicatios are vulerable to fault ijectio attacks. Differetial Fault Aalysis (DFA) was itroduced by Biham et. al. o the Data Ecryptio Stadard (DES) [1]. The authors i [2] showed that the attackers are able to break the AES-128 with oly 2 faulty ciphertexts, assumig the fault occurs betwee the atepeultimate ad the peultimate MixColums. I [3], the authors show that iducig a radom fault aywhere i oe of the four diagoals of the state matrix at the iput of the eighth roud of the cipher leads to the deductio of the etire AES key. What s more, eve if the fault iductio corrupts two or three diagoals, 2 ad 4 faulty ciphertexts are eough to uiquely idetify the correct key. I [3], the authors show that clock glitches ca be used to iject faults ito cryptographic devices. They ru real-time fault ijectio usig clock glitchig via less sophisticated ad less costly istrumets o Xilix FPGA platform ad their results show that clock glitches ca also be a meas to iduce iteral faults. The authors i [4] also demostrated the effectiveess of frequecy ijectio attacks o a secure microcotroller ad a highly secure FPGA chip. The authors i [5] eve propose a ew fault-based attack called the Fault Sesitivity Aalysis (FSA) attack. They make use of values of faulty ciphertexts ad they show that faulty output may exhibit some detectable characteristics ad such characteristics ca be used to retrieve the secret key. They show that FSA attacks ca be eve used to break some protected AES implemetatios. After that, authors i [6] show that FSA ad the Correlatio Collisio Attack [7] ca be combied to create a eve stroger attack method ad the result shows that the proposed method ca be used to attack some protected AES implemetatios efficietly. To protect the cryptographic devices from such DFA attacks ad improve the reliability of the system, may differet schemes have bee implemeted. For AES specifically, differet kids of method have bee proposed. For example, some simple liear error correctio codes are added to the system ad the redudacy are used to detect the ijected faults [8,9]. At the same time, some works proposed to add aother copy of AES such that the results of these two copies ca be compared to fid the differeces. Because the DFA attacks always iject faults oly ito the last several rouds of AES, some works propose that reverse operatios of the last several rouds ca be implemeted after the ecryptio/decryptio to check the result. I [10], the authors proposed a ew method to detect the glitches istead of usig redudacy to improve the security level agaist DFA attacks. I their method, a o-logic buffer-based delay chai is 1
2 iserted, ad the by moitorig the delay alog the delay chai, a possible clock glitch based DFA ca be detected. I this paper, we propose a ew method to moitor the clock sigals ad detect glitches i the system. The proposed scheme oly ivolves very few redudacy of the existig circuits ad the proposed method ca be implemeted very coveietly. The followig of this paper is orgaized as followig: I Sectio 2, we revisit the coceptio of DFA attacks ad previous protectio methods. I Sectio 3, we itroduce the coceptio of the proposed detectio method ad discuss its advatages over the previous schemes. I Sectio 4, we show the simulatio results of the proposed methods, ad compare the proposed scheme ad the previous protectio schemes based o the sythesis results. I Sectio 5, we coclude the paper. 2 Clock glitch fault ijectio ad the protectio schemes 2.1 Clock glitch fault ijectio Previous papers demostrated that faults ca be ijected betwee MixColums i roud 8 ad SubBytes i roud 10, DFA based o these ijected faults ca recover the last roud key ad thus recover the secret key. Previous models all focus o the SubBytes of the last roud ad we ca simplify the models show as i Figure 1. For DFA attacks, the attacker first gets a group of (P, C, K 10 ), i which P is a radom plaitext ad C is the correspodig ciphertext with the last roud key as K 10. With aother pair of faulty pair (P, C, K 10 ), i which P 10 is faulty iput of the last roud caused by clock glitch. K 10 P 10 P 10 ' Fig. 1. Differetial fault aalysis model The attacker makes a assumptio of the last roud key bytes Ki 10, i which i deotes the faulty bytes of C comparig with C. For Ki 10, the attacker ca recompute the last roud ad gets the correspodig last roud iput P 10 ad P 10. { P10 = AES10 1 (C, K10 i ) P 10 = AES10 1 (C, K 10 i ) (1) 2
3 For some fault ijectio models, the attacker ca oly flip oe bit thus P 10 ad P 10 have oly oe bit differece. For more complex faulty models, there will be more faulty bytes ad the relatioship of these faulty bytes ca be used to extract the last roud key bytes. Details of more complex DFA models ad the attackig schemes ca be foud i [3,5,2]. 2.2 Protectio method The geeral protectio methods based o area redudacy is show as i Figure 2. The method proposed i [8] is almost the same as Figure 2, they used two error detectio modules to detect the errors i oliear parts ad liear parts separately. The oliear protectio scheme proposed i [8,11] appeds a cubic computatio module after the liear compressor ad liear predictor ad this scheme ca also be simplified as i Figure 2. For [9], the proposed CRC protectio method separates the lier protectio schemes ito separated steps for MixColums, ShiftRows ad AddRoudKey operatios. At the same time, protectio schemes based o duplicatig the AES modules ca also be simplified to Figure 2 by thikig the predictor as aother copy of the AES modules. So without loss of geerality, we use Figure 2 to discuss the protectio methods based o area redudacy. KI(I,j) I(I,j) KeyExpasio Sub/IvSub iear Predictor ShiftRows/ IvShiftRows Noliear detector MixColums/ IvMixColums iear Compressor Key iput to ext roud Iput to ext roud Noliear error iear error Fig. 2. Protectio schemes agaist DFA based o redudacy ad error detectio codes This kid of protectio schemes ca detect the ijected faults whe the results of the predictor ad the compressor do t match. This method is useful whe the faults are ijected i oly oe of either the origial circuits or the protectio circuits, or the faults ijected i both parts result i differet errors. But for faults ijected by clock glitches, the faults ca happeed at the iput of these two parts, which meas they have the same faulty iput ad thus geerate the same faulty output, the it s very probable that the faults caused by clock glitches will be hidde. 3 Proposed clock glitch detectio method Differet from the previous protectio schemes which either eed large resource overhead or eed special cosideratio of techology i IC desig phase, we propose a kid of clock glitch detectio method which is easy to implemet ad ca make good use of existig resource. More importatly, the desiger ca cofigure the precisio of the system to meet differet threshold. 3
4 3.1 Details of the proposed method Deote the system clock used i the cryptographic system as clock ad assume there is aother clock source clk which has higher frequecy i the system. Source clk ca be used to measure the width of the target clock. The structure of the proposed scheme is show as i Figure 3. clock clk Register Comaparator Fig. 3. The block diagram of the clock glitch detectio circuit Deote the couter result as H 0 for the previous logic 1, which meas the umber of cycles of clk while clock = 1 i previous cycle. Meawhile, defie 0 the umber of cycles of clk for clock = 0 i previous cycle. At the same time, use H 1 ad 1 to deote the width of the logic 1 ad logic 0 of curret cycle, show as i Figure 4. Number of cycles: H 0 0 H 1 1 Fig. 4. Couter of the clock glitch detectio circuit If the target clock ad the referece clk are both stable, the: { 0 = 1 H 0 = H 1 (2) For sigals with 50% duty cycle, we have: 0 = 1 = H 0 = H 1 (3) If the clock is ot costat, the the width of logic 0 ad logic 1 of clock are ot equal, which meas: { 0 1 H 0 H (4) Implemetatio of the proposed scheme From the above aalysis, the key poit of this desig is to have a stable high frequecy referece clock source clk. For FPGA ad some other embedded systems, such high frequecy stable clock source ca be obtaied through exteral clock source such as oscillator ad clock geerator devices. Istead of usig 4
5 Fig. 5. Simulatio result of the proposed scheme exteral clock sources, clock geerator ca be desiged iside the ICs i desig phase. At the same time, a phase-locked loop (P) ca also be implemeted iside for higher frequecy clock geeratio. A substitutio method to get clk is to use the existig resource to geerate higher frequecy usig the target clock. Take FPGA as a example, a digital clock maager (DCM) or a P ca be used to geerate higher frequecy with clock as the iput clock. Usig this method, oly oe clock source is eeded. The Digital Clock Maager (DCM) primitive i Xilix FPGA parts is used to implemet delay locked loop, digital frequecy sythesizer, digital phase shifter, or a digital spread spectrum [12]. The P i FPGA is used to geerate multiple clocks with defied phase ad frequecy relatioships to a give iput clock [13,14]. Both P ad DCM ca be used to geerate higher frequecy clk usig the target clock. The existed P ad DCM module i FPGAs ca be use to geerate higher frequecy. For example, there are up to 12 DCM modules i Virtex 5 FPGAs ad each ca be used to geerate utmost 32X higher frequecy, ad cascaded DCMs ca be used to geerate eve higher frequecy output [15]. Assume oe DCM module is used to geerate 32X frequecy clk, the for stable clock, 0 = 1 = H 0 = H 1 = 16. If there is a glitch i clock show as i Figure 6. The it s obvious that: { 0 1, 1 2 H 0 H 1, H 1 H (5) 2 Number of cycles: H 0 0 H 1 1 H 2 2 Fig. 6. Whe glitch happes i clock For P ad DCM, if there is a glitch i clock, the the glitch will be detected but the frequecy geeratio module will lose OCK ad some operatios are eeded to reset the module. The details will be explaied ad simulated i Sectio Advatage of the proposed scheme From the discussio i Sectio 3.1, the first advatage of the proposed scheme comparig with the previous schemes is that the proposed schemes has low resource requiremet. The proposed scheme ca 5
6 be easily implemeted i FPGAs ad the resource overhead is very low. For ICs, oly aother higher frequecy clock source or a clock maagemet module (P, etc) is eeded. Aother advatage of the proposed scheme is that it s very easy to recofigure the module accordig to the precisio requiremet of the system. The method proposed i [10] requires to iject a o-logic buffer-based delay chai to the circuits ad the delay caot be chaged after productio. What s more, the delay ad the delay chai desig are affected by the process techology ad this improve the desig difficulty ad complexity. Meawhile, our method ca be easily implemeted i both FPGAs ad ICs, ad this scheme is highly recofigurable. First of all, it s easy to cotrol the frequecy of referece clock clk, thus higher precisio ca be achieved by usig higher frequecy clk. Secodly, our scheme has cofigurable threshold of clock variatio. Assume that the clock has variatio ad the width of clock is ot costat, we ote that if the differece betwee 0 ad 1, the differece betwee H 0 ad H 1 are smaller tha λ, the the variatio is acceptable ad it s ot caused by DFA. Which meas that if the followig equatios hold, the it s ot a DFA caused glitch: { 0 1 < λ H 0 H (6) 1 < λ I coclusio, the proposed scheme is easy to implemet ad it s easy to recofigure the detectio module accordig to differet requiremets ad implemetatios. What s more, the proposed scheme eeds much less resource tha previous methods. 4 Implemetatio ad simulatio results To verify the fuctioality of the proposed scheme, we use Virtex-5 FPGA ad its iteral DCM to implemet the proposed scheme. The simulatio result is show as i Figure 5. The target clock is ruig at 5 MHz ad its duty cycle is 75%. We use DCM to geerate the higher frequecy clock clk with the frequecy 160 MHz. From the result we ca see that: The proposed scheme ca detect glitches efficietly ad it will trigger the alarm whe glitch detected; The proposed scheme ca recover moitorig very soo after losig lock of the target clock. To compare the overheads of the proposed glitch detectio scheme ad previous AES protectio schemes, we implemet a glitch detectio scheme based o the origial AES usig P i Verilog. We model glitch detectio scheme ad the above differet protectio schemes i Verilog ad sythesized i Cadece Ecouter RT Compiler with the Nagate 45m Opecell library versio v The desigs were placed ad routed usig Cadece Ecouter. The latecy, the area overhead of the protectio schemes were estimated usig Cocurret Curret Source (CCS) model uder typical operatio coditio assumig a supply voltage of 1.1V ad a temperature of 25 Celsius degree. The sythesis results for the schemes are show i Table 1 ad Figure 7. Table 1. Compariso betwee differet protectio schemes Protectio Schemes Overheads Area (um 2 ) Power mw Origial Duplicatio iear[8] Robust[11] CRC4 : 1[9] CRC8 : 1[9] Glitch
7 Fig. 7. Overhead compariso of differet protectio schemes From the sythesis results show as i Table 1 ad Figure 7, it s obvious that the proposed glitch detectio scheme eeds much less resource overhead tha the previous proposed schemes. For example, the proposed scheme oly eed about 103% area of the origial AES scheme while it cosumes oly about 112% power of the origial AES implemetatio. At the same time, the previous protectio schemes such as the duplicatio protectio method eve eeds about 185% area ad about 320% power resource of the origial AES implemetatio. 5 Coclusio I this paper, we propose a simple method to detect clock glitches ad the results show that the proposed scheme ca detect glitches i clock efficietly while eeds few resource overhead. Compare with previous schemes, the proposed scheme is desiged specifically for clock glitch detectio ad it s highly recofigurable. The proposed scheme ivolves o complex work i desig phase for differet process techology. The simulatio ad sythesis results show that the proposed scheme ca detect the clock glitches efficietly ad it eeds much fewer resource tha the previous protectio schemes. 7
8 Refereces 1. E. Biham ad A. Shamir, Differetial fault aalysis of secret key cryptosystems, i Advaces i CryptologyCRYPTO 97. Spriger, 1997, pp G. Piret ad J.-J. Quisquater, A differetial fault attack techique agaist sp structures, with applicatio to the aes ad khazad, i Cryptographic Hardware ad Embedded Systems-CHES Spriger, 2003, pp D. Saha, D. Mukhopadhyay, ad D. R. Chowdhury, A diagoal fault attack o the advaced ecryptio stadard. IACR Cryptology eprit Archive, vol. 2009, p. 581, S. Skorobogatov, Sychroizatio method for sca ad fault attacks, Joural of Cryptographic Egieerig, vol. 1, o. 1, pp , Y. i, K. Sakiyama, S. Gomisawa, T. Fukuaga, J. Takahashi, ad K. Ohta, Fault sesitivity aalysis, i Cryptographic Hardware ad Embedded Systems, CHES Spriger, 2010, pp A. Moradi, O. Mischke, C. Paar, Y. i, K. Ohta, ad K. Sakiyama, O the power of fault sesitivity aalysis ad collisio side-chael attacks i a combied settig, i Cryptographic Hardware ad Embedded Systems CHES Spriger, 2011, pp A. Moradi, O. Mischke, ad T. Eisebarth, Correlatio-ehaced power aalysis collisio attack, i Cryptographic Hardware ad Embedded Systems, CHES Spriger, 2010, pp M. Karpovsky, K. J. Kulikowski, ad A. Taubi, Differetial fault aalysis attack resistat architectures for the advaced ecryptio stadard, i Smart Card Research ad Advaced Applicatios VI. Spriger, 2004, pp C.-H. Ye ad B.-F. Wu, Simple error detectio methods for hardware implemetatio of advaced ecryptio stadard, Computers, IEEE Trasactios o, vol. 55, o. 6, pp , H. Igarashi, Y. Shi, M. Yaagisawa, ad N. Togawa, Cocurret faulty clock detectio for crypto circuits agaist clock glitch based dfa, i Circuits ad Systems (ISCAS), 2013 IEEE Iteratioal Symposium o. IEEE, 2013, pp M. Karpovsky, K. J. Kulikowski, ad A. Taubi, Robust protectio agaist fault-ijectio attacks o smart cards implemetig the advaced ecryptio stadard, i Depedable Systems ad Networks, 2004 Iteratioal Coferece o. IEEE, 2004, pp DS485: Digital Clock Maager (DCM) Module. 13. DS622: Phase ocked oop (P) Module (v2.00a). 14. Altera Phase-ocked oop (Altera P) Megafuctio User Guide. 15. UG190: Virtex-5 FPGA User Guide. 8
A New Space-Repetition Code Based on One Bit Feedback Compared to Alamouti Space-Time Code
Proceedigs of the 4th WSEAS It. Coferece o Electromagetics, Wireless ad Optical Commuicatios, Veice, Italy, November 0-, 006 107 A New Space-Repetitio Code Based o Oe Bit Feedback Compared to Alamouti
More informationDesign of FPGA- Based SPWM Single Phase Full-Bridge Inverter
Desig of FPGA- Based SPWM Sigle Phase Full-Bridge Iverter Afarulrazi Abu Bakar 1, *,Md Zarafi Ahmad 1 ad Farrah Salwai Abdullah 1 1 Faculty of Electrical ad Electroic Egieerig, UTHM *Email:afarul@uthm.edu.my
More informationCompound Controller for DC Motor Servo System Based on Inner-Loop Extended State Observer
BULGARIAN ACADEMY OF SCIENCES CYBERNETICS AND INFORMATION TECHNOLOGIES Volume 6, No 5 Special Issue o Applicatio of Advaced Computig ad Simulatio i Iformatio Systems Sofia 06 Prit ISSN: 3-970; Olie ISSN:
More informationDesign of FPGA Based SPWM Single Phase Inverter
Proceedigs of MUCEET2009 Malaysia Techical Uiversities Coferece o Egieerig ad Techology Jue 20-22, 2009, MS Garde,Kuata, Pahag, Malaysia MUCEET2009 Desig of FPGA Based SPWM Sigle Phase Iverter Afarulrazi
More informationAC : USING ELLIPTIC INTEGRALS AND FUNCTIONS TO STUDY LARGE-AMPLITUDE OSCILLATIONS OF A PENDULUM
AC 007-7: USING ELLIPTIC INTEGRALS AND FUNCTIONS TO STUDY LARGE-AMPLITUDE OSCILLATIONS OF A PENDULUM Josue Njock-Libii, Idiaa Uiversity-Purdue Uiversity-Fort Waye Josué Njock Libii is Associate Professor
More informationDIGITALLY TUNED SINUSOIDAL OSCILLATOR USING MULTIPLE- OUTPUT CURRENT OPERATIONAL AMPLIFIER FOR APPLICATIONS IN HIGH STABLE ACOUSTICAL GENERATORS
Molecular ad Quatum Acoustics vol. 7, (6) 95 DGTALL TUNED SNUSODAL OSCLLATOR USNG MULTPLE- OUTPUT CURRENT OPERATONAL AMPLFER FOR APPLCATONS N HGH STABLE ACOUSTCAL GENERATORS Lesław TOPÓR-KAMŃSK Faculty
More informationCHAPTER 5 A NEAR-LOSSLESS RUN-LENGTH CODER
95 CHAPTER 5 A NEAR-LOSSLESS RUN-LENGTH CODER 5.1 GENERAL Ru-legth codig is a lossless image compressio techique, which produces modest compressio ratios. Oe way of icreasig the compressio ratio of a ru-legth
More informationHigh-Order CCII-Based Mixed-Mode Universal Filter
High-Order CCII-Based Mixed-Mode Uiversal Filter Che-Nog Lee Departmet of Computer ad Commuicatio Egieerig, Taipei Chegshih Uiversity of Sciece ad Techology, Taipei, Taiwa, R. O. C. Abstract This paper
More informationFingerprint Classification Based on Directional Image Constructed Using Wavelet Transform Domains
7 Figerprit Classificatio Based o Directioal Image Costructed Usig Wavelet Trasform Domais Musa Mohd Mokji, Syed Abd. Rahma Syed Abu Bakar, Zuwairie Ibrahim 3 Departmet of Microelectroic ad Computer Egieerig
More informationAnalysis of SDR GNSS Using MATLAB
Iteratioal Joural of Computer Techology ad Electroics Egieerig (IJCTEE) Volume 5, Issue 3, Jue 2015 Aalysis of SDR GNSS Usig MATLAB Abstract This paper explais a software defied radio global avigatio satellite
More informationRadar emitter recognition method based on AdaBoost and decision tree Tang Xiaojing1, a, Chen Weigao1 and Zhu Weigang1 1
Advaces i Egieerig Research, volume 8 d Iteratioal Coferece o Automatio, Mechaical Cotrol ad Computatioal Egieerig (AMCCE 7) Radar emitter recogitio method based o AdaBoost ad decisio tree Tag Xiaojig,
More informationApplication of Improved Genetic Algorithm to Two-side Assembly Line Balancing
206 3 rd Iteratioal Coferece o Mechaical, Idustrial, ad Maufacturig Egieerig (MIME 206) ISBN: 978--60595-33-7 Applicatio of Improved Geetic Algorithm to Two-side Assembly Lie Balacig Ximi Zhag, Qia Wag,
More informationSmart Energy & Power Quality Solutions. ProData datalogger. Datalogger and Gateway
Smart Eergy & Power Quality Solutios ProData datalogger Datalogger ad Gateway Smart ad compact: Our most uiversal datalogger ever saves power costs Etheret coectio Modbus-Etheret-Gateway 32 MB 32 MB memory
More informationNovel pseudo random number generation using variant logic framework
Edith Cowa Uiversity Research Olie Iteratioal Cyber Resiliece coferece Cofereces, Symposia ad Campus Evets 011 Novel pseudo radom umber geeratio usig variat logic framework Jeffrey Zheg Yua Uiversity,
More informationSingle Bit DACs in a Nutshell. Part I DAC Basics
Sigle Bit DACs i a Nutshell Part I DAC Basics By Dave Va Ess, Pricipal Applicatio Egieer, Cypress Semicoductor May embedded applicatios require geeratig aalog outputs uder digital cotrol. It may be a DC
More informationLogarithms APPENDIX IV. 265 Appendix
APPENDIX IV Logarithms Sometimes, a umerical expressio may ivolve multiplicatio, divisio or ratioal powers of large umbers. For such calculatios, logarithms are very useful. They help us i makig difficult
More informationHigh Speed Area Efficient Modulo 2 1
High Speed Area Efficiet Modulo 2 1 1-Soali Sigh (PG Scholar VLSI, RKDF Ist Bhopal M.P) 2- Mr. Maish Trivedi (HOD EC Departmet, RKDF Ist Bhopal M.P) Adder Abstract Modular adder is oe of the key compoets
More informationOutline. Motivation. Analog Functional Testing in Mixed-Signal Systems. Motivation and Background. Built-In Self-Test Architecture
Aalog Fuctioal Testig i Mixed-Sigal s Jie Qi Dept. of Electrical & Computer Egieerig Aubur Uiversity Co-Advisors: Charles Stroud ad Foster Dai Outlie Motivatio ad Backgroud Built-I Self-Test Architecture
More informationMEASUREMENT AND CONTORL OF TOTAL HARMONIC DISTORTION IN FREQUENCY RANGE 0,02-10KHZ.
ELECTRONICS 00 September, Sozopol, BLGARIA MEASREMENT AND CONTORL OF TOTAL HARMONIC DISTORTION IN FREQENCY RANGE 0,0-0KHZ. Plame Agelov Agelov Faculty for Computer Sciece, Egieerig ad Natural Studies,
More informationA SELECTIVE POINTER FORWARDING STRATEGY FOR LOCATION TRACKING IN PERSONAL COMMUNICATION SYSTEMS
A SELETIVE POINTE FOWADING STATEGY FO LOATION TAKING IN PESONAL OUNIATION SYSTES Seo G. hag ad hae Y. Lee Departmet of Idustrial Egieerig, KAIST 373-, Kusug-Dog, Taejo, Korea, 305-70 cylee@heuristic.kaist.ac.kr
More informationPerformance Analysis of Channel Switching with Various Bandwidths in Cognitive Radio
Performace Aalysis of Chael Switchig with Various Badwidths i Cogitive Radio Po-Hao Chag, Keg-Fu Chag, Yu-Che Che, ad Li-Kai Ye Departmet of Electrical Egieerig, Natioal Dog Hwa Uiversity, 1,Sec.2, Da-Hsueh
More informationCombined Scheme for Fast PN Code Acquisition
13 th Iteratioal Coferece o AEROSPACE SCIENCES & AVIATION TECHNOLOGY, ASAT- 13, May 6 8, 009, E-Mail: asat@mtc.edu.eg Military Techical College, Kobry Elkobbah, Cairo, Egypt Tel : +(0) 4059 4036138, Fax:
More informationOPTIMIZATION OF RNS FIR FILTERS FOR 6-INPUTS LUT BASED FPGAS
OPTIMIZATION OF RNS FIR FILTERS FOR 6-INPUTS LUT BASED FPGAS G.C. Cardarilli, M. Re, A. Salsao Uiversity of Rome Tor Vergata Departmet of Electroic Egieerig Via del Politecico 1 / 00133 / Rome / ITAL {marco.re,
More informationFault Diagnosis in Rolling Element Bearing Using Filtered Vibration and Acoustic Signal
Volume 8 o. 8 208, 95-02 ISS: 3-8080 (prited versio); ISS: 34-3395 (o-lie versio) url: http://www.ijpam.eu ijpam.eu Fault Diagosis i Rollig Elemet Usig Filtered Vibratio ad Acoustic Sigal Sudarsa Sahoo,
More informationA New 3-Bit Integrating Time to Digital Converter Using Time to Voltage Conversion Technique
Bulleti of Eviromet, Pharmacology ad Life Scieces Bull. Ev. Pharmacol. Life Sci., ol 3 [11] October 2014:115-122 2014 Academy for Eviromet ad Life Scieces, dia Olie SSN 2277-1808 Joural s URL:http://www.bepls.com
More informationOn Parity based Divide and Conquer Recursive Functions
O Parity based Divide ad Coquer Recursive Fuctios Sug-Hyu Cha Abstract The parity based divide ad coquer recursio trees are itroduced where the sizes of the tree do ot grow mootoically as grows. These
More informationLossless image compression Using Hashing (using collision resolution) Amritpal Singh 1 and Rachna rajpoot 2
Lossless image compressio Usig Hashig (usig collisio resolutio) Amritpal Sigh 1 ad Racha rajpoot 2 1 M.Tech.* CSE Departmet, 2 Departmet of iformatio techology Guru Kashi UiversityTalwadi Sabo, Bathida
More informationTehrani N Journal of Scientific and Engineering Research, 2018, 5(7):1-7
Available olie www.jsaer.com, 2018, 5(7):1-7 Research Article ISSN: 2394-2630 CODEN(USA): JSERBR 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38
More informationA Comparative Study on LUT and Accumulator Radix-4 Based Multichannel RNS FIR Filter Architectures
A Comparative Study o LUT ad Accumulator Radix-4 Based Multichael RNS FIR Filter Architectures Britto Pari. J #, Joy Vasatha Rai S.P *2 # Research Scholar, Departmet of Electroics Egieerig, MIT campus,
More informationData Acquisition System for Electric Vehicle s Driving Motor Test Bench Based on VC++ *
Available olie at www.sciecedirect.com Physics Procedia 33 (0 ) 75 73 0 Iteratioal Coferece o Medical Physics ad Biomedical Egieerig Data Acquisitio System for Electric Vehicle s Drivig Motor Test Bech
More informationReconfigurable architecture of RNS based high speed FIR filter
Idia Joural of Egieerig & Materials Scieces Vol. 21, April 214, pp. 233-24 Recofigurable architecture of RNS based high speed FIR filter J Britto Pari* & S P Joy Vasatha Rai Departmet of Electroics Egieerig,
More informationAcquisition of GPS Software Receiver Using Split-Radix FFT
006 IEEE Coferece o Systems, Ma, ad Cyberetics October -, 006, Taipei, Taiwa Acquisitio of GPS Software Receiver Usig Split-Radix FFT W. H. Li, W. L. Mao, H. W. Tsao, F. R. Chag, ad W. H. Huag Abstract
More informationThe Detection of Abrupt Changes in Fatigue Data by Using Cumulative Sum (CUSUM) Method
Proceedigs of the th WSEAS Iteratioal Coferece o APPLIED ad THEORETICAL MECHANICS (MECHANICS '8) The Detectio of Abrupt Chages i Fatigue Data by Usig Cumulative Sum (CUSUM) Method Z. M. NOPIAH, M.N.BAHARIN,
More informationHarnessing oversampling in correlation-coded OTDR
Haressig oversamplig i correlatio-coded OTDR Ruoli Liao, 1 Mig Tag, 1,* Ca Zhao, 1 Hao Wu, 1 Sogia Fu, 1 Demig Liu, 1 ad Perry Pig Shum 1 Wuha Natioal Laboratory for Optoelectroics (WNLO) ad Natioal Egieerig
More informationA New Design of Log-Periodic Dipole Array (LPDA) Antenna
Joural of Commuicatio Egieerig, Vol., No., Ja.-Jue 0 67 A New Desig of Log-Periodic Dipole Array (LPDA) Atea Javad Ghalibafa, Seyed Mohammad Hashemi, ad Seyed Hassa Sedighy Departmet of Electrical Egieerig,
More informationA study on the efficient compression algorithm of the voice/data integrated multiplexer
A study o the efficiet compressio algorithm of the voice/data itegrated multiplexer Gyou-Yo CHO' ad Dog-Ho CHO' * Dept. of Computer Egieerig. KyiigHee Uiv. Kiheugup Yogiku Kyuggido, KOREA 449-71 PHONE
More informationDesign and Construction of a Three-phase Digital Energy Meter
Desig ad Costructio of a Three-phase Digital Eergy Meter D.P.Chadima, V.G.R.G. Jayawardae, E.A.E.H. Hemachadra, I.N.Jayasekera, H.V.L.Hasaraga, D.C. Hapuarachchi (chadima@elect.mrt.ac.lk, geethagaj@gmail.com,era.hem@gmail.com,ishaivaka@gmail.com,lahiru_hasaraga@yahoo.com,diya_elect.uom@gmail.com)
More informationImportance Analysis of Urban Rail Transit Network Station Based on Passenger
Joural of Itelliget Learig Systems ad Applicatios, 201, 5, 22-26 Published Olie November 201 (http://www.scirp.org/joural/jilsa) http://dx.doi.org/10.426/jilsa.201.54027 Importace Aalysis of Urba Rail
More informationWAVE-BASED TRANSIENT ANALYSIS USING BLOCK NEWTON-JACOBI
WAVE-BASED TRANSIENT ANALYSIS USING BLOCK NEWTON-JACOBI Muhammad Kabir McGill Uiversity Departmet of Electrical ad Computer Egieerig Motreal, QC H3A 2A7 Email: muhammad.kabir@mail.mcgill.ca Carlos Christofferse
More informationFunctional Testing. approach. In this paper, we discuss the effect of phase delay on the. The mixed-signal BIST architecture, illustrated in Fig.
163 39th Southeaster Symposium o System Theory Mercer Uiversity Maco, GA, 31207, March 4-6, 2007 MB3.3 Phase Delay Measuremet ad Calibratio i Built- Aalog Fuctioal Testig Jie Qi, Studet Member, EEE, Charles
More informationCascaded Feedforward Sigma-delta Modulator for Wide Bandwidth Applications
Tamkag Joural of Sciece ad Egieerig, Vol. 4, No., pp. 55-64 () 55 Cascaded Feedforward Sigma-delta Modulator for Wide Badwidth Applicatios Je-Shiu Chiag, Teg-Hug Chag ad Pou-Chu Chou Departmet of Electrical
More informationCHAPTER 8 JOINT PAPR REDUCTION AND ICI CANCELLATION IN OFDM SYSTEMS
CHAPTER 8 JOIT PAPR REDUCTIO AD ICI CACELLATIO I OFDM SYSTEMS Itercarrier Iterferece (ICI) is aother major issue i implemetig a OFDM system. As discussed i chapter 3, the OFDM subcarriers are arrowbad
More informationSelection of Suitable Features of Lightning Rods for Secure Lightning Protection
Selectio of Suitable Features of Lightig Rods for Secure Lightig Protectio Hariza Che Mat Haris, Nor Farahaida Abdul Rahma, Nur Ashida Salim Faculty of Electrical Egieerig, Uiversiti Tekologi MARA 40450
More informationGeneral Model :Algorithms in the Real World. Applications. Block Codes
Geeral Model 5-853:Algorithms i the Real World Error Correctig Codes I Overview Hammig Codes Liear Codes 5-853 Page message (m) coder codeword (c) oisy chael decoder codeword (c ) message or error Errors
More informationDensity Slicing Reference Manual
Desity Slicig Referece Maual Improvisio, Viscout Cetre II, Uiversity of Warwick Sciece Park, Millbur Hill Road, Covetry. CV4 7HS Tel: 0044 (0) 24 7669 2229 Fax: 0044 (0) 24 7669 0091 e-mail: admi@improvisio.com
More informationAkinwaJe, A.T., IbharaJu, F.T. and Arogundade, 0.1'. Department of Computer Sciences University of Agriculture, Abeokuta, Nigeria
COMPARATIVE ANALYSIS OF ARTIFICIAL NEURAL NETWORK'S BACK PROPAGATION ALGORITHM TO STATISTICAL LEAST SQURE METHOD IN SECURITY PREDICTION USING NIGERIAN STOCK EXCHANGE MARKET AkiwaJe, A.T., IbharaJu, F.T.
More informationNonlinear System Identification Based on Reduced Complexity Volterra Models Guodong Jin1,a* and Libin Lu1,b
6th Iteratioal Coferece o Electroics, Mechaics, Culture ad Medicie (EMCM 205) Noliear System Idetificatio Based o Reduced Complexity Volterra Models Guodog Ji,a* ad Libi Lu,b Xi a research istitute of
More informationRun-Time Error Detection in Polynomial Basis Multiplication Using Linear Codes
Ru-Time Error Detectio i Polyomial Basis Multiplicatio Usig Liear Codes Siavash Bayat-Saramdi ad M.A. Hasa Departmet of Electrical ad Computer Egieerig, Uiversity of Waterloo Waterloo, Otario, Caada N2L
More informationA Comparison on FPGA of Modular Multipliers Suitable for Elliptic Curve Cryptography over GF(p) for Specific p Values
A Compariso o FPGA of Modular Multipliers Suitable for Elliptic Curve Cryptography over GF(p) for Specific p Values Mark Hamilto, William Marae, Araud Tisserad To cite this versio: Mark Hamilto, William
More informationAn Optimal Test Pattern Selection Method to Improve the Defect Coverage
A Optimal Test Patter Selectio Method to Improve the Defect Coverage Yuxi Tia, Michael R. Grimaila, Weipig Shi ad M. Ray Mercer Departmet of Electrical Egieerig Texas A&M Uiversity, College Statio, Texas
More informationPROJECT #2 GENERIC ROBOT SIMULATOR
Uiversity of Missouri-Columbia Departmet of Electrical ad Computer Egieerig ECE 7330 Itroductio to Mechatroics ad Robotic Visio Fall, 2010 PROJECT #2 GENERIC ROBOT SIMULATOR Luis Alberto Rivera Estrada
More informationReducing Power Dissipation in Complex Digital Filters by using the Quadratic Residue Number System Λ
Reducig Power Dissipatio i Complex Digital Filters by usig the Quadratic Residue Number System Λ Agelo D Amora, Alberto Naarelli, Marco Re ad Gia Carlo Cardarilli Departmet of Electrical Egieerig Uiversity
More informationCross-Layer Performance of a Distributed Real-Time MAC Protocol Supporting Variable Bit Rate Multiclass Services in WPANs
Cross-Layer Performace of a Distributed Real-Time MAC Protocol Supportig Variable Bit Rate Multiclass Services i WPANs David Tug Chog Wog, Jo W. Ma, ad ee Chaig Chua 3 Istitute for Ifocomm Research, Heg
More informationSpread Spectrum Signal for Digital Communications
Wireless Iformatio Trasmissio System Lab. Spread Spectrum Sigal for Digital Commuicatios Istitute of Commuicatios Egieerig Natioal Su Yat-se Uiversity Spread Spectrum Commuicatios Defiitio: The trasmitted
More informationCOMPRESSION OF TRANSMULTIPLEXED ACOUSTIC SIGNALS
COMPRESSION OF TRANSMULTIPLEXED ACOUSTIC SIGNALS Mariusz Ziółko, Przemysław Sypka ad Bartosz Ziółko Departmet of Electroics, AGH Uiversity of Sciece ad Techology, al. Mickiewicza 3, 3-59 Kraków, Polad,
More informationCP 405/EC 422 MODEL TEST PAPER - 1 PULSE & DIGITAL CIRCUITS. Time: Three Hours Maximum Marks: 100
PULSE & DIGITAL CIRCUITS Time: Three Hours Maximum Marks: 0 Aswer five questios, takig ANY TWO from Group A, ay two from Group B ad all from Group C. All parts of a questio (a, b, etc. ) should be aswered
More informationHistory and Advancement of the Family of Log Periodic Toothed Planer Microstrip Antenna
Joural of Electromagetic Aalysis ad Applicatios, 2011, 3, 242-247 doi:10.4236/jemaa.2011.36039 Published Olie Jue 2011 (http://www.scirp.org/joural/jemaa) History ad Advacemet of the Family of Log Periodic
More informationA High-Resolution Phase-Based Waveform Matching and Its Application to Side-Channel Attacks
IEICE TRANS. FUNDAMENTALS, VOL.Exx??, NO.xx XXXX 2x PAPER Special Sectio o Cryptography ad Iformatio Security A High-Resolutio Phase-Based Waveform Matchig ad Its Applicatio to Side-Chael Attacks Naofumi
More informationIEEE Protocol Implementation And Measurement Of Current Consumption by Rajan Rai
Electrical ad Computer Egieerig Departmet IEEE 82.15.4 Protocol Implemetatio Ad Measuremet Of Curret Cosumptio by Raja Rai Advisor : Dr. James M. Corad Committee : Dr. Iva L. Howitt Dr. Yogedra P. Kakad
More informationProblem of calculating time delay between pulse arrivals
America Joural of Egieerig Research (AJER) 5 America Joural of Egieerig Research (AJER) e-issn: 3-847 p-issn : 3-936 Volume-4, Issue-4, pp-3-4 www.ajer.org Research Paper Problem of calculatig time delay
More informationThe Simeck Family of Lightweight Block Ciphers
The Simeck Family of Lightweight Block Ciphers Gagqiag Yag, Bo Zhu, Valeti Suder, Mark D. Aagaard, ad Guag Gog Departmet of Electrical ad Computer Egieerig, Uiversity of Waterloo Waterloo, Otario, N2L
More informationA Reduced Complexity Channel Estimation for OFDM Systems with Precoding and Transmit Diversity in Mobile Wireless Channels Hlaing Minn, Dong In Kim an
A Reduced Complexity Chael Estimatio for OFDM Systems with Precodig ad Trasmit Diversity i Mobile Wireless Chaels Hlaig Mi, Dog I Kim ad Vijay K. Bhargava Departmet of Electrical ad Computer Egieerig,
More informationA 5th order video band elliptic filter topology using OTRA based Fleischer Tow Biquad with MOS-C Realization
Natural ad Egieerig Scieces 44 olume 1, No. 2, 44-52, 2016 A 5th order video bad elliptic filter topology usig OTA based Fleischer Tow Biquad with MOS-C ealiatio Ahmet Gökçe 1*, Uğur Çam 2 1 Faculty of
More informationComparison of Frequency Offset Estimation Methods for OFDM Burst Transmission in the Selective Fading Channels
Compariso of Frequecy Offset Estimatio Methods for OFDM Burst Trasmissio i the Selective Fadig Chaels Zbigiew Długaszewski Istitute of Electroics ad Telecommuicatios Pozań Uiversity of Techology 60-965
More informationSubscriber Pulse Metering (SPM) Detection
Subscriber Pulse Meterig () Detectio Versatile telephoe call-charge ad security fuctios for PBX, Payphoe ad Pair-Gai applicatios - employig CML s family of 12kHz ad 16kHz ICs INNOVATIONS INV/Telecom//1
More informationA GHz Constant KVCO Low Phase Noise LC-VCO and an Optimized Automatic Frequency Calibrator Applied in PLL Frequency Synthesizer
A 4.6-5.6 GHz Costat KVCO Low Phase Noise LC-VCO ad a Optimized Automatic Frequecy Calibrator Applied i PLL Frequecy Sythesizer Hogguag Zhag, Pa Xue, Zhiliag Hog State Key Laboratory of ASIC & System Fuda
More informationSecret Searching in Wireless Sensor Networks with RFIDs
Secret Searchig i Wireless Sesor Networks with RFIDs Shih-I Huag Shiuhpyg Shieh Dept. of Comp. Sci. & Ifo. Eg. Natioal Chiao Tug Uiversity, Hsichu, Taiwa 300 {sihuag,ssp}@csie.ctu.edu.tw Abstract I this
More informationHardware Trojan Detection by Delay and Electromagnetic Measurements
Hardware Troja Detectio by Delay ad Electromagetic Measuremets X-T Ngo, I Exurville, S Bhasi, J-L Dager, S Guilley, Z Najm, Jea-Baptiste Rigaud, Bruo Robisso To cite this versio: X-T Ngo, I Exurville,
More informationDelta- Sigma Modulator with Signal Dependant Feedback Gain
Delta- Sigma Modulator with Sigal Depedat Feedback Gai K.Diwakar #1 ad V.Vioth Kumar *2 # Departmet of Electroics ad Commuicatio Egieerig * Departmet of Electroics ad Istrumetatio Egieerig Vel Tech Uiversity,Cheai,
More informationSimulation of Laser Manipulation of Bloch. Vector in Adiabatic Regime
Advaces i Applied Physics, Vol. 2, 214, o. 2, 53-63 HIKAI Ltd, www.m-hikari.com http://dx.doi.org/1.12988/aap.214.4113 Simulatio of Laser Maipulatio of Bloch Vector i Adiabatic egime yuzi Yao Murora Istitute
More informationAPPLICATION NOTE UNDERSTANDING EFFECTIVE BITS
APPLICATION NOTE AN95091 INTRODUCTION UNDERSTANDING EFFECTIVE BITS Toy Girard, Sigatec, Desig ad Applicatios Egieer Oe criteria ofte used to evaluate a Aalog to Digital Coverter (ADC) or data acquisitio
More information(2) The MOSFET. Review of. Learning Outcome. (Metal-Oxide-Semiconductor Field Effect Transistor) 2.0) Field Effect Transistor (FET)
EEEB73 Electroics Aalysis & esig II () Review of The MOSFET (Metal-Oxide-Semicoductor Field Effect Trasistor) Referece: Neame, Chapter 3 ad Chapter 4 Learig Outcome Able to describe ad use the followig:
More informationAccelerating Image Processing Algorithms with Microblaze Softcore and Digilent S3 FPGA Demonstration Board
Acceleratig Image Processig Algorithms with Microblaze Softcore ad Digilet S3 FPGA Demostratio Board Computer Electroics 1 st Semester, 2011/2012 1 Itroductio This project itroduces a example for image
More informationHB860H 2-phase Hybrid Servo Drive
HB860H 2-phase Hybrid Servo Drive 20-70VAC or 30-100VDC, 8.2A Peak No Tuig, Nulls loss of Sychroizatio Closed-loop, elimiates loss of sychroizatio Broader operatig rage higher torque ad higher speed Reduced
More informationPRACTICAL FILTER DESIGN & IMPLEMENTATION LAB
1 of 7 PRACTICAL FILTER DESIGN & IMPLEMENTATION LAB BEFORE YOU BEGIN PREREQUISITE LABS Itroductio to Oscilloscope Itroductio to Arbitrary/Fuctio Geerator EXPECTED KNOWLEDGE Uderstadig of LTI systems. Laplace
More informationSEVEN-LEVEL THREE PHASE CASCADED H-BRIDGE INVERTER WITH A SINGLE DC SOURCE
SEVEN-LEVEL THREE PHASE CASCADED H-BRIDGE INVERTER WITH A SINGLE DC SOURCE T. Porselvi 1 ad Ragaath Muthu 1 Sri Sairam Egieerig College, Cheai, Idia SSN College of Egieerig, Cheai, Idia E-Mail: tporselvi@yahoo.com
More informationOutput. Function f. Characteristic Predictor. Predicted Output Characteristic. Checker. Output. Error
WHICH CONCURRENT ERROR DETECTION SCHEME TO CHOOSE? Subhasish Mitra ad Edward J. McCluskey Ceter for Reliable Computig Departmets of Electrical Egieerig ad Computer Sciece Staford Uiversity, Staford, Califoria
More informationLETTER A Novel Adaptive Channel Estimation Scheme for DS-CDMA
1274 LETTER A Novel Adaptive Chael Estimatio Scheme for DS-CDMA Che HE a), Member ad Xiao-xiag LI, Nomember SUMMARY This paper proposes a adaptive chael estimatio scheme, which uses differet movig average
More informationA novel adaptive modulation and coding strategy based on partial feedback for enhanced MBMS network
THE JOURNAL OF CHINA UNIVERSITIES OF POSTS AND TELECOMMUNICATIONS Volume 5, Issue, March 2008 SHENG Yu, PENG Mu-ge, WANG We-bo A ovel adaptive modulatio ad codig strategy based o partial feedback for ehaced
More informationAn Adaptive Image Denoising Method based on Thresholding
A Adaptive Image Deoisig Method based o Thresholdig HARI OM AND MANTOSH BISWAS Departmet of Computer Sciece & Egieerig Idia School of Mies, Dhabad Jharkad-86004 INDIA {hariom4idia, matoshb}@gmail.com Abstract
More informationExperimental Noise Analysis of Reed Switch Sensor Signal under Environmental Vibration
Computer Techology ad Applicatio 7 (16) 96-1 doi: 1.1765/1934-733/16..4 D DAVID PUBLISHING Experimetal Noise Aalysis of Reed Switch Sesor Sigal uder Evirometal Vibratio Odgerel Ayurzaa 1 ad Hiesik Kim
More informationUnit 5: Estimating with Confidence
Uit 5: Estimatig with Cofidece Sectio 8.2 The Practice of Statistics, 4 th editio For AP* STARNES, YATES, MOORE Uit 5 Estimatig with Cofidece 8.1 8.2 8.3 Cofidece Itervals: The Basics Estimatig a Populatio
More informationIntelligent IMC-PID Control Using PSO for Ultrasonic Motor
teratioal Joural of Egieerig ovatio ad Maagemet (0 telliget MC- Cotrol Usig SO for Ultrasoic Motor Shegli MU, Graduate School of Egieerig, Yamaguchi Uiversity, Japa, p00we@yamaguchi-u.ac.jp Kaya TANAKA,
More informationChapter 1 The Design of Passive Intermodulation Test System Applied in LTE 2600
Chapter The Desig of Passive Itermodulatio Test System Applied i LTE 600 Gogli, Wag Cheghua, You Wejue 3, Wa Yuqiag 4 Abstract. For the purpose of measurig the passive itermodulatio (PIM) products caused
More informationImage Contrast Enhancement based Sub-histogram Equalization Technique without Over-equalization Noise
World Academy of Sciece, Egieerig ad Techology Iteratioal Joural of Electrical ad Computer Egieerig Image Cotrast Ehacemet based Sub-histogram Equalizatio Techique without Over-equalizatio Noise Hyusup
More informationSymmetric implicit multiderivative numerical integrators for direct solution of fifth-order differential equations
Tammasat Iteratioal Joural of Sciece ad Tecology Vol.9, No., April-Jue 04 Symmetric implicit multiderivative umerical itegrators for direct solutio of fift-order differetial equatios S. J. Kayode* Departmet
More informationA Low Spurious Level Fractional-N Frequency Divider Based on a DDS-like Phase Accumulation Operation
A Low Spurious Level Fractioal-N Frequecy Based o a DDS-like Phase Accumulatio Operatio Julie Juyo, Ioa Burciu, Teddy Borr, Stéphae Thuries, Éric Tourier To cite this versio: Julie Juyo, Ioa Burciu, Teddy
More informationDelta- Sigma Modulator based Discrete Data Multiplier with Digital Output
K.Diwakar et al. / Iteratioal Joural of Egieerig ad echology (IJE Delta- Sigma Mulator based Discrete Data Multiplier with Digital Output K.Diwakar #,.ioth Kumar *2, B.Aitha #3, K.Kalaiarasa #4 # Departmet
More informationSensors & Transducers 2015 by IFSA Publishing, S. L.
Sesors & Trasducers 215 by IFSA Publishig, S. L. http://www.sesorsportal.com Uiversal Sesors ad Trasducers Iterface for Mobile Devices: Metrological Characteristics * Sergey Y. YURISH ad Javier CAÑETE
More informationA Novel Three Value Logic for Computing Purposes
Iteratioal Joural o Iormatio ad Electroics Egieerig, Vol. 3, No. 4, July 23 A Novel Three Value Logic or Computig Purposes Ali Soltai ad Saeed Mohammadi Abstract The aim o this article is to suggest a
More informationWSN Node Localization Regularization Algorithm Based on Quasi Optimal Criterion Parameter Selection
Sesors & rasducers Vol. 23 Special Issue July 203 pp. 94-98 Sesors & rasducers 203 by IFSA http://www.sesorsportal.com WSN Node Localizatio Regularizatio Algorithm Based o Quasi Optimal Criterio Parameter
More informationCAEN Tools for Discovery
Applicatio Note AN2506 Digital Gamma Neutro discrimiatio with Liquid Scitillators Viareggio 19 November 2012 Itroductio I recet years CAEN has developed a complete family of digitizers that cosists of
More informationHOW BAD RECEIVER COORDINATES CAN AFFECT GPS TIMING
HOW BAD RECEIVER COORDINATES CAN AFFECT GPS TIMING H. Chadsey U.S. Naval Observatory Washigto, D.C. 2392 Abstract May sources of error are possible whe GPS is used for time comparisos. Some of these mo
More informationImplementation of Fuzzy Multiple Objective Decision Making Algorithm in a Heterogeneous Mobile Environment
Implemetatio of Fuzzy Multiple Objective Decisio Makig Algorithm i a Heterogeeous Mobile Eviromet P.M.L. ha, Y.F. Hu, R.E. Sheriff, Departmet of Electroics ad Telecommuicatios Departmet of yberetics, Iteret
More informationTechnical Explanation for Counters
Techical Explaatio for ers CSM_er_TG_E Itroductio What Is a er? A er is a device that couts the umber of objects or the umber of operatios. It is called a er because it couts the umber of ON/OFF sigals
More informationMeasurement of Equivalent Input Distortion AN 20
Measuremet of Equivalet Iput Distortio AN 2 Applicatio Note to the R&D SYSTEM Traditioal measuremets of harmoic distortio performed o loudspeakers reveal ot oly the symptoms of the oliearities but also
More informationA SIMPLE METHOD OF GOAL DIRECTED LOSSY SYNTHESIS AND NETWORK OPTIMIZATION
49 A SIMPL MOD OF GOAL DIRCD LOSSY SYNSIS AND NWORK OPIMIZAION K. ájek a),. Michal b), J. Sedláek b), M. Steibauer b) a) Uiversity of Defece, Kouicova 65,63 00 ro,czech Republic, b) ro Uiversity of echology,
More informationIndicator No mark Single preset Dual preset DIN W144 H72mm DIN W48 H96mm No mark DIN W72 H72mm (4 digit) (6 digit) Counter/Timer
FX/FX/FX Series DIN W7 7, W8 96, W 7mm er/timer Features 6 iput modes ad output modes ig speed: cps/cps/kcps/kcps Selectable voltage iput (PNP) or No voltage iput (NPN) dditio of Up/Dow iput mode Wide
More informationIntroduction to Wireless Communication Systems ECE 476/ECE 501C/CS 513 Winter 2003
troductio to Wireless Commuicatio ystems ECE 476/ECE 501C/C 513 Witer 2003 eview for Exam #1 March 4, 2003 Exam Details Must follow seatig chart - Posted 30 miutes before exam. Cheatig will be treated
More informationINCREASE OF STRAIN GAGE OUTPUT VOLTAGE SIGNALS ACCURACY USING VIRTUAL INSTRUMENT WITH HARMONIC EXCITATION
XIX IMEKO World Cogress Fudametal ad Applied Metrology September 6, 9, Lisbo, Portugal INCREASE OF STRAIN GAGE OUTPUT VOLTAGE SIGNALS ACCURACY USING VIRTUAL INSTRUMENT WITH HARMONIC EXCITATION Dalibor
More information