Practical Information
|
|
- Sydney Wilkerson
- 5 years ago
- Views:
Transcription
1 EE241 - Spring 2013 Advanced Digital Integrated Circuits MW 2-3:30pm 540A/B Cory Practical Information Instructor: Borivoje Nikolić 509 Cory Hall, , bora@eecs Office hours: M 11-12, W 3:30pm-4:30pm GSI: Brian Zimmer bmzimmer@eecs Admin: Lea Barker Just for graded work pickup Class Discussion Sign up for Piazza! Class Web page 2 1
2 Class Topics This course aims to convey a knowledge of advanced concepts of digital circuit and system design in state-ofthe-art MOS technologies. Emphasis is on the circuit and chip design and optimization for both high performance, and low power for use in applications such as microprocessors, signal and multimedia processors, communications, memory and periphery. Special attention will be devoted to the most important challenges facing digital circuit designers today and in the coming decade, being the impact of scaling, deep sub-micron effects, variability, power dissipation and timing. 3 EECS141 vs. EECS241 EECS 141: Basic transistor and circuit models Basic circuit design styles First experiences with design creating a solution given a set of specifications EECS 241: Transistor models of varying accuracy Design under constraints: power-constrained, flexible, robust, Learning more advanced techniques Study the challenges facing design in the coming years Creating new solutions to challenging design problems 4 2
3 EECS141 vs. EECS241 EECS m and 90nm CMOS Unified transistor model Basic circuit design techniques Well defined design project Cadence/Hspice Focus on principles EECS241 Mostly 32/28nm CMOS Different models Advanced circuit techniques Open design/research project Any tool that does the job Focus on principles 5 Special Focus in Spring 2013 Current technology issues Process variations Robust design SRAM Power and performance optimization Timing Clocking and power distribution 6 3
4 Class Topics Fundamentals - Technology and modeling Scaling and its limits (1.5 wks) Technology features, transistor models (1.5wks) Delays and timing (1wk) Technology variability (2 wks) Sources of variability, modeling, impact on logic SRAM in scaled technologies Timing. latches and variability-aware design (1 week) Power-performance tradeoffs in design (1 week) Low power design (3 weeks) Dynamic and leakage power reduction High-performance design (1 wk) Datapaths Clock and power distribution (1 week) Project presentations, final exam (1 week) 7 Class Organization 5 (+/-) assignments (20%) 4 quizzes (10%) 1 term-long design project (40%) Phase 1: Topic selection (Feb 20, week of ISSCC) Phase 2: Study (report by week 9, March 20) Phase 3: Design (report by final week) Presentations, May 6 Final exam (30%) (Wednesday, May 1, in-class) 8 4
5 Class Material Recommended text: J. Rabaey, Low Power Design Essentials, Springer Available at Baseline: Digital Integrated Circuits - A Design Perspective, 2 nd ed. by J. M. Rabaey, A. Chandrakasan, B. Nikolić Other reference books: Design of High-Performance Microprocessor Circuits, edited by A. Chandrakasan, W. Bowhill, F. Fox (available on-line at Wiley-IEEE) CMOS VLSI Design, 4 th ed, N.Weste, D. Harris 9 Class Material List of background material available on website Selected papers will be made available on website Linked from IEEE Xplore and other resources Need to be on campus to access, or use library proxy, library VPN (check Class-notes on website No printed handouts in class! 10 5
6 Reading Assignments Three types of readings: Assigned reading, that should be read before the class Recommended reading that covers the key points covered in lecture in greater detail Occasionally, background material will be listed as well 11 Reading Sources IEEE Journal of Solid-State Circuits (JSSC) IEEE International Solid-State Circuits Conference (ISSCC) Symposium on VLSI Circuits (VLSI) Other conferences and journals 12 6
7 Project Topics Focus this semester: Resiliency for Energy Efficiency Design components that e.g. operate in a wide range of supply voltages and are resilient to variations and different sources of disturbances: Logic, SRAM, DSP, up building blocks Supply, clock distribution Measurement circuits Project teams: 2+ members, proportional to the size of the project More details in Week 2 13 Tools 32nm predictive model HSPICE You need an instructional (or research) account Cadence, Synopsys, available on instructional servers Other predictive sub-100nm models (former BPTM) More information on the web site. 14 7
8 Webcast Webcasts from this class will available links on the web page Please do not hesitate to ask questions and ask them loud and clear! 15 EE241 - Spring 2013 Advanced Digital Integrated Circuits Lecture 1: Introduction Trends and Challenges in Digital Integrated Circuit Design 8
9 Reading (Lectures 1 & 2) Assigned Rabaey, LPDE, Ch 1 (Introduction) G.E. Moore, No exponential is forever: but "Forever" can be delayed! Proc. ISSCC 03, Feb T.-C. Chen, Where CMOS is going: trendy hype vs. real technology. Proc. ISSCC 06, Feb Recommended International Technology Roadmap ( Chandrakasan, Bowhill, Fox, Chapter 1 Impact of physical technology on architecture (J.H. Edmondson), Chandrakasan, Bowhill, Fox, Chapter 2 CMOS scaling and issues in sub-0.25 m systems (Y. Taur) S. Chou, Innovation and Integration in the Nanoelectronics Era, Proc. ISSCC 05, Feb S. Borkar, Design challenges of technology scaling, IEEE Micro, vol.19, no.4, p.23-29, July-Aug Background: Rabaey et al, DIC Chapter 3. The contributions to this lecture by a number of people (J. Rabaey, S. Borkar, etc) are greatly appreciated. 17 Semiconductor Industry Revenues M. Chang, Foundry Future: Challenges in the 21 st Century, ISSCC
10 Moore s Law In 1965, Gordon Moore noted that the number of transistors on a chip doubled every 12 months. He made a prediction that semiconductor technology will double its effectiveness every 12 months The complexity for minimum component costs has increased at a rate of roughly a factor of two per year. Certainly over the short term, this rate can be expected to continue, if not to increase. Over the longer term, the rate of increase is a bit more uncertain, although there is no reason to believe it will not remain nearly constant for at least 10 years. That means by 1975, the number of components per integrated circuit for minimum cost will be 65,000. Gordon Moore, Cramming more Components onto Integrated Circuits, (1965). 19 Transistors Per Die Moore s Law Reduced cost is one of the big attractions of integrated electronics, and the cost advantage continues to increase as the technology evolves toward the production of larger and larger circuit functions on a single semiconductor substrate. Electronics, Volume 38, Number 8, April 19, Graph from S.Chou, ISSCC Data (Moore) Source: Intel 20 10
11 Transistors Per Die Moore s Law K 4K 64K 16K 256K 1M M 1G 2G 512M 256M 128M Itanium 2 Processor 64M 16M Pentium Processor 486 Processor 386 Processor Itanium Processor Pentium 4 Processor Pentium III Processor Pentium II Processor 1965 Data (Moore) Memory Microprocessor Graph from S.Chou, ISSCC 2005 Source: Intel 21 Moore s law and cost 22 11
12 Progress in Nano-Technology Millipede Spintronic device Spintronic Storage Molecular Electronics Silicon Nanowires Nanomechanics T.C. Chen, Where Si-CMOS is going: Trendy Hype vs. Real Technology, ISSCC 06 Carbon Nanotubes 23 Technology Strategy / Roadmap Plan A: Extending Si CMOS R D Plan B: Subsytem Integration R D Plan C: Post Si CMOS Options R R&D Plan Q: Quantum Computing R T.C. Chen, Where Si-CMOS is going: Trendy Hype vs. Real Technology, ISSCC 06 D 24 12
13 Technology Evolution International Technology Roadmap for Semiconductors data Year Dram ½ pitch [nm] MPU transistors/chip 550M 1100M 2200M 4400M 8800M Wiring levels High-perf. physical gate [nm] High-perf. V DD [V] Local clock [GHz] High-perf. power [W] Cost-perf. power [W] Low-power V DD [V] Low-power power [W] Roadmap Acceleration in the Past 26 13
14 Printed vs. Physical Gate 10 Nominal feature size m Gate Length 250nm 180nm 70nm 50nm 35nm ~30nm 130nm 90nm 65nm 0.7X every 2 years 45nm 32nm 22nm 1000 nm Physical gate length > nominal feature size after 22nm? Source: Intel, IEDM presentations 27 Current Production 32nm (and 28nm): Various flavors - Intel Lg = 30/34nm Lg = 46nm Lg > 140nm C.-H. Jan, IEDM 09, P. VanDerVoorn, VLSI Tech
15 Current Production 22nm TriGate (FinFET): Intel PMOS cross-section NMOS transistor Lmin ~25nm (in presentation and reverse engineering report) C. Auth, VLSI Tech 12, D. James, CICC Some Research Devices 10nm device (Intel), circa 2003 L = 10 nm g 30 15
16 Sub-5nm FinFET Gate Silicon Fin Source BOX Gate Drain Si fin - Body! X. Huang, et al, IEDM Lee, VLSI Technology, More Recent Devices Thin-Body SOI MOSFET SOI: Silicon-on-Insulator Cheng, IEDM
17 Major Roadblocks 1. Managing complexity How to design a 10 billion (100 billion) transistor chip? And what to use all these transistors for? 2. Cost of integrated circuits is increasing It takes >>$10M to design a chip Mask costs are many $M in 28nm technology 3. Power as a limiting factor End of frequency scaling Dealing with power, leakages 4. Robustness issues Variations, SRAM, memory, soft errors, signal integrity 5. The interconnect problem 33 Next Lecture Impact of technology scaling Characteristics of sub-100nm technologies 34 17
Practical Information
EE241 - Spring 2010 Advanced Digital Integrated Circuits TuTh 3:30-5pm 293 Cory Practical Information Instructor: Borivoje Nikolić 550B Cory Hall, 3-9297, bora@eecs Office hours: M 10:30am-12pm Reader:
More informationAdvanced Digital Integrated Circuits. Lecture 2: Scaling Trends. Announcements. No office hour next Monday. Extra office hour Tuesday 2-3pm
EE241 - Spring 20 Advanced Digital Integrated Circuits Lecture 2: Scaling Trends and Features of Modern Technologies Announcements No office hour next Monday Extra office hour Tuesday 2-3pm 2 1 Outline
More informationISSCC 2003 / SESSION 1 / PLENARY / 1.1
ISSCC 2003 / SESSION 1 / PLENARY / 1.1 1.1 No Exponential is Forever: But Forever Can Be Delayed! Gordon E. Moore Intel Corporation Over the last fifty years, the solid-state-circuits industry has grown
More informationLow-Power VLSI. Seong-Ook Jung VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering
Low-Power VLSI Seong-Ook Jung 2013. 5. 27. sjung@yonsei.ac.kr VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering Contents 1. Introduction 2. Power classification & Power performance
More informationEE5324. VLSI Design II
EE5324 VLSI Design II Professor Chris H. Kim University of Minnesota Dept. of ECE www.umn.edu/~chriskim/ chriskim@umn.edu Practical Information Class webpage http://www.ece.umn.edu/class/ee5324 Instructor:
More informationIntegrated Circuit Technology (Course Code: EE662) Lecture 1: Introduction
Indian Institute of Technology Jodhpur, Year 2015 2016 Integrated Circuit Technology (Course Code: EE662) Lecture 1: Introduction Course Instructor: Shree Prakash Tiwari, Ph.D. Email: sptiwari@iitj.ac.in
More informationEE241 - Spring 2013 Advanced Digital Integrated Circuits. Announcements. Sign up for Piazza if you haven t already
EE241 - Spring 2013 Advanced Digital Integrated Circuits Lecture 2: Scaling Trends and Features of Modern Technologies Announcements Sign up for Piazza if you haven t already 2 1 Assigned Reading R.H.
More informationMICROPROCESSOR TECHNOLOGY
MICROPROCESSOR TECHNOLOGY Assis. Prof. Hossam El-Din Moustafa Lecture 3 Ch.1 The Evolution of The Microprocessor 17-Feb-15 1 Chapter Objectives Introduce the microprocessor evolution from transistors to
More informationEMT 251 Introduction to IC Design
EMT 251 Introduction to IC Design (Pengantar Rekabentuk Litar Terkamir) Semester II 2011/2012 Introduction to IC design and Transistor Fundamental Some Keywords! Very-large-scale-integration (VLSI) is
More informationIntroduction. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Introduction July 30, 2002 1 What is this book all about? Introduction to digital integrated circuits.
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 1: January 11, 2018 Introduction and Overview Where I come from! Analog VLSI Circuit Design! Convex Optimization " System Hierarchical Optimization!
More informationCMOS Technology for Computer Architects
CMOS Technology for Computer Architects Lecture 1: Introduction Iakovos Mavroidis Giorgos Passas Manolis Katevenis FORTH-ICS (University of Crete) Course Contents Implementation of high-performance digital
More informationEE 330 Fall Sheng-Huang (Alex) Lee and Dan Congreve
EE 330 Fall 2009 Integrated Electronics Lecture Instructor: Lab Instructors: Web Site: Lecture: MWF 9:00 Randy Geiger 2133 Coover rlgeiger@iastate.edu 294-7745 Sheng-Huang (Alex) Lee and Dan Congreve http://class.ece.iastate.edu/ee330/
More informationEnabling Breakthroughs In Technology
Enabling Breakthroughs In Technology Mike Mayberry Director of Components Research VP, Technology and Manufacturing Group Intel Corporation June 2011 Defined To be defined Enabling a Steady Technology
More informationEE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng
EE4800 CMOS Digital IC Design & Analysis Lecture 1 Introduction Zhuo Feng 1.1 Prof. Zhuo Feng Office: EERC 730 Phone: 487-3116 Email: zhuofeng@mtu.edu Class Website http://www.ece.mtu.edu/~zhuofeng/ee4800fall2010.html
More informationLow Power Design for Systems on a Chip. Tutorial Outline
Low Power Design for Systems on a Chip Mary Jane Irwin Dept of CSE Penn State University (www.cse.psu.edu/~mji) Low Power Design for SoCs ASIC Tutorial Intro.1 Tutorial Outline Introduction and motivation
More informationThe 3 D Tri Gate transistor is a variant of the FinFET developed at UC Berkeley, and is being used in Intel s 22nmgeneration. microprocessors.
On May 4, 2011, Intel Corporation announced what it called the most radical shift in semiconductor technology in 50 years. A new 3 dimensional transistor design will enable the production of integrated
More informationLOW POWER VLSI TECHNIQUES FOR PORTABLE DEVICES Sandeep Singh 1, Neeraj Gupta 2, Rashmi Gupta 2
LOW POWER VLSI TECHNIQUES FOR PORTABLE DEVICES Sandeep Singh 1, Neeraj Gupta 2, Rashmi Gupta 2 1 M.Tech Student, Amity School of Engineering & Technology, India 2 Assistant Professor, Amity School of Engineering
More informationComparison of 32nm High-k Metal Gate Predictive Technology Model CMOS and MOSFET-Like CNFET compact Model Based Domino logic Circuits
Comparison of 32nm High-k Metal Gate Predictive Technology Model CMOS and MOSFET-Like CNFET compact Model Based Domino logic Circuits Saravana Maruthamuthu, Wireless Group Infineon Technologies India Private
More informationAn Overview of Static Power Dissipation
An Overview of Static Power Dissipation Jayanth Srinivasan 1 Introduction Power consumption is an increasingly important issue in general purpose processors, particularly in the mobile computing segment.
More information18nm FinFET. Lecture 30. Perspectives. Administrivia. Power Density. Power will be a problem. Transistor Count
18nm FinFET Double-gate structure + raised source/drain Lecture 30 Perspectives Gate Silicon Fin Source BOX Gate X. Huang, et al, 1999 IEDM, p.67~70 Drain Si fin - Body! I d [ua/um] 400-1.50 V 350 300-1.25
More informationA Review of Low-Power and High-Density System LSI
MEMOIRS OF SHONAN INSTITUTE OF TECHNOLOGY Vol. 41, No. 1, 2007 LSI * A Review of Low-Power and High-Density System LSI Shigeyoshi WATANABE* Low-power design of system LSI in the presence of leakage current
More informationTrends and Challenges in VLSI Technology Scaling Towards 100nm
Trends and Challenges in VLSI Technology Scaling Towards 100nm Stefan Rusu Intel Corporation stefan.rusu@intel.com September 2001 Stefan Rusu 9/2001 2001 Intel Corp. Page 1 Agenda VLSI Technology Trends
More informationSustaining the Si Revolution: From 3D Transistors to 3D Integration
Sustaining the Si Revolution: From 3D Transistors to 3D Integration Tsu Jae King Liu Department of Electrical Engineering and Computer Sciences University of California, Berkeley, CA USA February 23, 2015
More informationPerformance Comparison of CMOS and Finfet Based Circuits At 45nm Technology Using SPICE
RESEARCH ARTICLE OPEN ACCESS Performance Comparison of CMOS and Finfet Based Circuits At 45nm Technology Using SPICE Mugdha Sathe*, Dr. Nisha Sarwade** *(Department of Electrical Engineering, VJTI, Mumbai-19)
More informationProgress due to: Feature size reduction - 0.7X/3 years (Moore s Law). Increasing chip size - 16% per year. Creativity in implementing functions.
Introduction - Chapter 1 Evolution of IC Fabrication 1960 and 1990 integrated t circuits. it Progress due to: Feature size reduction - 0.7X/3 years (Moore s Law). Increasing chip size - 16% per year. Creativity
More informationLecture #29. Moore s Law
Lecture #29 ANNOUNCEMENTS HW#15 will be for extra credit Quiz #6 (Thursday 5/8) will include MOSFET C-V No late Projects will be accepted after Thursday 5/8 The last Coffee Hour will be held this Thursday
More informationLecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 33-1 Lecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007 Contents: 1. MOSFET scaling
More informationOpportunities and Challenges for Nanoelectronic Devices and Processes
The Sixth U.S.-Korea Forum on Nanotechnology, April 28-29, 2009, Las Vegas, NV Opportunities and Challenges for Nanoelectronic Devices and Processes Yoshio Nishi Professor, Electrical Engineering, Material
More information6.012 Microelectronic Devices and Circuits
MIT, Spring 2009 6.012 Microelectronic Devices and Circuits Charles G. Sodini Jing Kong Shaya Famini, Stephanie Hsu, Ming Tang Lecture 1 6.012 Overview Contents: Overview of 6.012 Reading Assignment: Howe
More informationReducing the Sub-threshold and Gate-tunneling Leakage of SRAM Cells using Dual-V t and Dual-T ox Assignment
Reducing the Sub-threshold and Gate-tunneling Leakage of SRAM Cells using Dual-V t and Dual-T ox Assignment Behnam Amelifard Department of EE-Systems University of Southern California Los Angeles, CA (213)
More informationThe future of lithography and its impact on design
The future of lithography and its impact on design Chris Mack www.lithoguru.com 1 Outline History Lessons Moore s Law Dennard Scaling Cost Trends Is Moore s Law Over? Litho scaling? The Design Gap The
More informationPramoda N V Department of Electronics and Communication Engineering, MCE Hassan Karnataka India
Advanced Low Power CMOS Design to Reduce Power Consumption in CMOS Circuit for VLSI Design Pramoda N V Department of Electronics and Communication Engineering, MCE Hassan Karnataka India Abstract: Low
More informationFinFET vs. FD-SOI Key Advantages & Disadvantages
FinFET vs. FD-SOI Key Advantages & Disadvantages Amiad Conley Technical Marketing Manager Process Diagnostics & Control, Applied Materials ChipEx-2014, Apr 2014 1 Moore s Law The number of transistors
More informationDigital Integrated Circuits Perspectives. Administrivia
Lecture 30 Perspectives Administrivia Final on Friday December 14, 2001 8 am Location: 180 Tan Hall Topics all what was covered in class. Review Session - TBA Lab and hw scores to be posted on the web
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 11/6/2007 MOSFETs Lecture 6 BJTs- Lecture 1 Reading Assignment: Chapter 10 More Scalable Device Structures Vertical Scaling is important. For example,
More informationEffect of W/L Ratio on SRAM Cell SNM for High-Speed Application
Effect of W/L Ratio on SRAM Cell SNM for High-Speed Application Akhilesh Goyal 1, Abhishek Tomar 2, Aman Goyal 3 1PG Scholar, Department Of Electronics and communication, SRCEM Banmore, Gwalior, India
More informationDG-FINFET LOGIC DESIGN USING 32NM TECHNOLOGY
International Journal of Knowledge Management & e-learning Volume 3 Number 1 January-June 2011 pp. 1-5 DG-FINFET LOGIC DESIGN USING 32NM TECHNOLOGY K. Nagarjuna Reddy 1, K. V. Ramanaiah 2 & K. Sudheer
More informationJan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, Digital EE141 Integrated Circuits 2nd Introduction
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Introduction July 30, 2002 1 What is this book all about? Introduction to digital integrated circuits.
More informationDesign and Analysis of Sram Cell for Reducing Leakage in Submicron Technologies Using Cadence Tool
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 10, Issue 2 Ver. II (Mar Apr. 2015), PP 52-57 www.iosrjournals.org Design and Analysis of
More informationScaling of Semiconductor Integrated Circuits and EUV Lithography
Scaling of Semiconductor Integrated Circuits and EUV Lithography ( 半導体集積回路の微細化と EUV リソグラフィー ) December 13, 2016 EIDEC (Emerging nano process Infrastructure Development Center, Inc.) Hidemi Ishiuchi 1 OUTLINE
More informationSeong-Ook Jung VLSI SYSTEM LAB, YONSEI University
Low-Power VLSI Seong-Ook Jung 2011. 5. 6. sjung@yonsei.ac.kr VLSI SYSTEM LAB, YONSEI University School of Electrical l & Electronic Engineering i Contents 1. Introduction 2. Power classification 3. Power
More informationPC accounts for 353 Cory will be created early next week (when the class list is completed) Discussions & Labs start in Week 3
EE141 Fall 2005 Lecture 2 Design Metrics Admin Page Everyone should have a UNIX account on Cory! This will allow you to run HSPICE! If you do not have an account, check: http://www-inst.eecs.berkeley.edu/usr/
More information+1 (479)
Introduction to VLSI Design http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Invention of the Transistor Vacuum tubes ruled in first half of 20th century Large, expensive, power-hungry, unreliable
More informationEECS 427 Lecture 13: Leakage Power Reduction Readings: 6.4.2, CBF Ch.3. EECS 427 F09 Lecture Reminders
EECS 427 Lecture 13: Leakage Power Reduction Readings: 6.4.2, CBF Ch.3 [Partly adapted from Irwin and Narayanan, and Nikolic] 1 Reminders CAD assignments Please submit CAD5 by tomorrow noon CAD6 is due
More informationComparison of High Speed & Low Power Techniques GDI & McCMOS in Full Adder Design
International Conference on Multidisciplinary Research & Practice P a g e 625 Comparison of High Speed & Low Power Techniques & in Full Adder Design Shikha Sharma 1, ECE, Geetanjali Institute of Technical
More informationPower Efficiency of Half Adder Design using MTCMOS Technique in 35 Nanometre Regime
IJIRST International Journal for Innovative Research in Science & Technology Volume 1 Issue 12 May 2015 ISSN (online): 2349-6010 Power Efficiency of Half Adder Design using MTCMOS Technique in 35 Nanometre
More informationHomework 10 posted just for practice. Office hours next week, schedule TBD. HKN review today. Your feedback is important!
EE141 Fall 2005 Lecture 26 Memory (Cont.) Perspectives Administrative Stuff Homework 10 posted just for practice No need to turn in Office hours next week, schedule TBD. HKN review today. Your feedback
More informationDIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N
DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic CONTENTS PART I: THE FABRICS Chapter 1: Introduction (32 pages) 1.1 A Historical
More informationLow Power Design Part I Introduction and VHDL design. Ricardo Santos LSCAD/FACOM/UFMS
Low Power Design Part I Introduction and VHDL design Ricardo Santos ricardo@facom.ufms.br LSCAD/FACOM/UFMS Motivation for Low Power Design Low power design is important from three different reasons Device
More informationSystems with Digital Integrated Circuits
Systems with Digital Integrated Circuits Introduction Sorin Hintea Basis of Electronics Departament Commutative logic The operation of digital circuits is based on the use of switches capable of going
More informationPreface Preface Jan M. Rabaey Slide 0.1
Preface Jan M. Rabaey Goals of This Book Provide an educational perspective on low-power desgn for digital integrated circuits Promote a structured design methodology for low power/energy design Traverse
More informationFin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018
Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 ECE 658 Sp 2018 Semiconductor Materials and Device Characterizations OUTLINE Background FinFET Future Roadmap Keeping up w/ Moore s Law
More informationNANOELECTRONIC TECHNOLOGY: CHALLENGES IN THE 21st CENTURY
NANOELECTRONIC TECHNOLOGY: CHALLENGES IN THE 21st CENTURY S. M. SZE National Chiao Tung University Hsinchu, Taiwan And Stanford University Stanford, California ELECTRONIC AND SEMICONDUCTOR INDUSTRIES
More informationLecture 0: Introduction
Introduction to CMOS VLSI Design Lecture : Introduction David Harris Steven Levitan Harvey Mudd College University of Pittsburgh Spring 24 Fall 28 Administrivia Professor Steven Levitan TA: Bo Zhao Syllabus
More informationVLSI: An Introduction
Chapter 1 UEEA2223/UEEG4223 Integrated Circuit Design VLSI: An Introduction Prepared by Dr. Lim Soo King 02 Jan 2011. Chapter 1 VLSI Design: An Introduction... 1 1.0 Introduction... 1 1.0.1 Early Computing
More informationLow Power High Performance 10T Full Adder for Low Voltage CMOS Technology Using Dual Threshold Voltage
Low Power High Performance 10T Full Adder for Low Voltage CMOS Technology Using Dual Threshold Voltage Surbhi Kushwah 1, Shipra Mishra 2 1 M.Tech. VLSI Design, NITM College Gwalior M.P. India 474001 2
More informationDesign of Ultra-Low Power PMOS and NMOS for Nano Scale VLSI Circuits
Circuits and Systems, 2015, 6, 60-69 Published Online March 2015 in SciRes. http://www.scirp.org/journal/cs http://dx.doi.org/10.4236/cs.2015.63007 Design of Ultra-Low Power PMOS and NMOS for Nano Scale
More informationKenneth R. Laker, University of Pennsylvania, updated 20Jan15
http://www.seas.upenn.edu/~ese570/ 1 TOPICS The Course Industry Trends Digital CMOS Basics Some VLSI Fundamentals Illustrative Design Example 2 1. Apply principles of hierarchical digital CMOS VLSI, from
More informationEECS 151/251A Spring 2019 Digital Design and Integrated Circuits. Instructors: Wawrzynek. Lecture 8 EE141
EECS 151/251A Spring 2019 Digital Design and Integrated Circuits Instructors: Wawrzynek Lecture 8 EE141 From the Bottom Up IC processing CMOS Circuits (next lecture) EE141 2 Overview of Physical Implementations
More informationSubthreshold Voltage High-k CMOS Devices Have Lowest Energy and High Process Tolerance
Subthreshold Voltage High-k CMOS Devices Have Lowest Energy and High Process Tolerance Muralidharan Venkatasubramanian Auburn University vmn0001@auburn.edu Vishwani D. Agrawal Auburn University vagrawal@eng.auburn.edu
More informationLecture 1 Introduction to Solid State Electronics
EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 1 Introduction to Solid State Electronics Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology
More informationLecture 8. MOS Transistors; Cheap Computers; Everycircuit
Lecture 8 MOS Transistors; Cheap Computers; Everycircuit Copyright 2017 by Mark Horowitz 1 Reading The rest of Chapter 4 in the reader For more details look at A&L 5.1 Digital Signals (goes in much more
More informationECE 484 VLSI Digital Circuits Fall Lecture 02: Design Metrics
ECE 484 VLSI Digital Circuits Fall 2016 Lecture 02: Design Metrics Dr. George L. Engel Adapted from slides provided by Mary Jane Irwin (PSU) [Adapted from Rabaey s Digital Integrated Circuits, 2002, J.
More information420 Intro to VLSI Design
Dept of Electrical and Computer Engineering 420 Intro to VLSI Design Lecture 0: Course Introduction and Overview Valencia M. Joyner Spring 2005 Getting Started Syllabus About the Instructor Labs, Problem
More informationPushing Ultra-Low-Power Digital Circuits
Pushing Ultra-Low-Power Digital Circuits into the Nanometer Era David Bol Microelectronics Laboratory Ph.D public defense December 16, 2008 Pushing Ultra-Low-Power Digital Circuits into the Nanometer Era
More informationJan Rabaey, «Low Powere Design Essentials," Springer tml
Jan Rabaey, «e Design Essentials," Springer 2009 http://web.me.com/janrabaey/lowpoweressentials/home.h tml Dimitrios Soudris, Christian Piguet, and Costas Goutis, Designing CMOS Circuits for Low POwer,
More informationLow Power Realization of Subthreshold Digital Logic Circuits using Body Bias Technique
Indian Journal of Science and Technology, Vol 9(5), DOI: 1017485/ijst/2016/v9i5/87178, Februaru 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Low Power Realization of Subthreshold Digital Logic
More informationDIGITAL INTEGRATED CIRCUITS FALL 2003 ANALYSIS AND DESIGN OF DIGITAL INTEGRATED CIRCUITS (18-322) COURSE SYLLABUS
ANALYSIS AND DESIGN OF DIGITAL INTEGRATED CIRCUITS (18-322) COURSE SYLLABUS Prof. Herman Schmit HH 2108; x 86470 herman@ece.cmu.edu Prof. Andrzej J. Strojwas HH 2106; X 83530 ajs@ece.cmu.edu 1 I. PURPOSE
More informationEECS150 - Digital Design Lecture 2 - CMOS
EECS150 - Digital Design Lecture 2 - CMOS August 29, 2002 John Wawrzynek Fall 2002 EECS150 - Lec02-CMOS Page 1 Outline Overview of Physical Implementations CMOS devices Announcements/Break CMOS transistor
More informationTransistor Scaling in the Innovation Era. Mark Bohr Intel Senior Fellow Logic Technology Development August 15, 2011
Transistor Scaling in the Innovation Era Mark Bohr Intel Senior Fellow Logic Technology Development August 15, 2011 MOSFET Scaling Device or Circuit Parameter Scaling Factor Device dimension tox, L, W
More informationEnergy Efficiency of Power-Gating in Low-Power Clocked Storage Elements
Energy Efficiency of Power-Gating in Low-Power Clocked Storage Elements Christophe Giacomotto 1, Mandeep Singh 1, Milena Vratonjic 1, Vojin G. Oklobdzija 1 1 Advanced Computer systems Engineering Laboratory,
More informationLeakage Control Techniques for Designing Robust, Low Power Wide-OR Domino Logic for Sub-130nm CMOS Technologies
Leakage Control Techniques for Designing Robust, Low Power Wide-OR Domino Logic for Sub-30nm CMOS Technologies Bhaskar Chatterjee, Manoj Sachdev Ram Krishnamurthy * Department of Electrical and Computer
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): bucketloads! Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationITRS MOSFET Scaling Trends, Challenges, and Key Technology Innovations
Workshop on Frontiers of Extreme Computing Santa Cruz, CA October 24, 2005 ITRS MOSFET Scaling Trends, Challenges, and Key Technology Innovations Peter M. Zeitzoff Outline Introduction MOSFET scaling and
More informationSemiconductor Memory: DRAM and SRAM. Department of Electrical and Computer Engineering, National University of Singapore
Semiconductor Memory: DRAM and SRAM Outline Introduction Random Access Memory (RAM) DRAM SRAM Non-volatile memory UV EPROM EEPROM Flash memory SONOS memory QD memory Introduction Slow memories Magnetic
More informationAssoc. Prof. Dr. MONTREE SIRIPRUCHYANUN
1 Assoc. Prof. Dr. MONTREE SIRIPRUCHYANUN Dept. of Teacher Training in Electrical Engineering 1 King Mongkut s Institute of Technology North Bangkok 1929 Bulky, expensive and required high supply voltages.
More informationIntroduction to VLSI ASIC Design and Technology
Introduction to VLSI ASIC Design and Technology Paulo Moreira CERN - Geneva, Switzerland Paulo Moreira Introduction 1 Outline Introduction Is there a limit? Transistors CMOS building blocks Parasitics
More informationAnalysis and Simulation of a Low-Leakage 6T FinFET SRAM Cell Using MTCMOS Technique at 45 nm Technology
Analysis and Simulation of a Low-Leakage 6T FinFET SRAM Cell Using MTCMOS Technique at 45 nm Technology Shyam Sundar Sharma 1, Ravi Shrivastava 2, Nikhil Saxenna 3 1Research Scholar Dept. of ECE, ITM,
More information4 principal of JNTU college of Eng., JNTUH, Kukatpally, Hyderabad, A.P, INDIA
Efficient Power Management Technique for Deep-Submicron Circuits P.Sreenivasulu 1, Ch.Aruna 2 Dr. K.Srinivasa Rao 3, Dr. A.Vinaya babu 4 1 Research Scholar, ECE Department, JNTU Kakinada, A.P, INDIA. 2
More informationEffect of Device Scaling for Low Power Environment. Vijay Kumar Sharma
Effect of Device Scaling for Low Power Environment Vijay Kumar Sharma Department of Electronics & Communication, College of Engineering, Teerthanker Mahaveer University, U.P. (India) vijay.buland@gmail.com
More informationNewer process technology (since 1999) includes :
Newer process technology (since 1999) includes : copper metalization hi-k dielectrics for gate insulators si on insulator strained silicon lo-k dielectrics for interconnects Immersion lithography for masks
More informationStudy of Pattern Area of Logic Circuit. with Tunneling Field-Effect Transistors
Contemporary Engineering Sciences, Vol. 6, 2013, no. 6, 273-284 HIKARI Ltd, www.m-hikari.com http://dx.doi.org/10.12988/ces.2013.3632 Study of Pattern Area of Logic Circuit with Tunneling Field-Effect
More informationnmos, pmos - Enhancement and depletion MOSFET, threshold voltage, body effect
COURSE DELIVERY PLAN - THEORY Page! 1 of! 7 Department of Electronics and Communication Engineering B.E/B.Tech/M.E/M.Tech : EC Regulation: 2016(Autonomous) PG Specialization : Not Applicable Sub. Code
More informationISSN:
1061 Area Leakage Power and delay Optimization BY Switched High V TH Logic UDAY PANWAR 1, KAVITA KHARE 2 12 Department of Electronics and Communication Engineering, MANIT, Bhopal 1 panwaruday1@gmail.com,
More informationSilicon VLSI Technology. Fundamentals, Practice and Modeling. Class Notes For Instructors. J. D. Plummer, M. D. Deal and P. B.
Silicon VLSI Technology Fundamentals, ractice, and Modeling Class otes For Instructors J. D. lummer, M. D. Deal and. B. Griffin These notes are intended to be used for lectures based on the above text.
More informationIntroduction. Reading: Chapter 1. Courtesy of Dr. Dansereau, Dr. Brown, Dr. Vranesic, Dr. Harris, and Dr. Choi.
Introduction Reading: Chapter 1 Courtesy of Dr. Dansereau, Dr. Brown, Dr. Vranesic, Dr. Harris, and Dr. Choi http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Why study logic design? Obvious reasons
More informationLecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1
Lecture 16 Complementary metal oxide semiconductor (CMOS) CMOS 1-1 Outline Complementary metal oxide semiconductor (CMOS) Inverting circuit Properties Operating points Propagation delay Power dissipation
More informationCircuit level, 32 nm, 1-bit MOSSI-ULP adder: power, PDP and area efficient base cell for unsigned multiplier
LETTER IEICE Electronics Express, Vol.11, No.6, 1 7 Circuit level, 32 nm, 1-bit MOSSI-ULP adder: power, PDP and area efficient base cell for unsigned multiplier S. Vijayakumar 1a) and Reeba Korah 2b) 1
More information1 Digital EE141 Integrated Circuits 2nd Introduction
Digital Integrated Circuits Introduction 1 What is this lecture about? Introduction to digital integrated circuits + low power circuits Issues in digital design The CMOS inverter Combinational logic structures
More informationECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices
ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5950 Simple Transistor
More informationPower Spring /7/05 L11 Power 1
Power 6.884 Spring 2005 3/7/05 L11 Power 1 Lab 2 Results Pareto-Optimal Points 6.884 Spring 2005 3/7/05 L11 Power 2 Standard Projects Two basic design projects Processor variants (based on lab1&2 testrigs)
More informationFuture Challenges and Needs for Nano- Electronics from Manufacturing View Point
First International Symposium on Nano-manufacturing, April 24-26, 2003 Future Challenges and Needs for Nano- Electronics from Manufacturing View Point Yoshio Nishi Stanford Nanofabrication Facility Department
More informationSTUDY OF VOLTAGE AND CURRENT SENSE AMPLIFIER
STUDY OF VOLTAGE AND CURRENT SENSE AMPLIFIER Sandeep kumar 1, Charanjeet Singh 2 1,2 ECE Department, DCRUST Murthal, Haryana Abstract Performance of sense amplifier has considerable impact on the speed
More informationCourse Content. Course Content. Course Format. Low Power VLSI System Design Lecture 1: Introduction. Course focus
Course Content Low Power VLSI System Design Lecture 1: Introduction Prof. R. Iris Bahar E September 6, 2017 Course focus low power and thermal-aware design digital design, from devices to architecture
More informationCMOS System-on-a-Chip Voltage Scaling beyond 50nm Abstract Circuit and Device Models Introduction
CMOS System-on-a-Chip Voltage Scaling beyond 50nm Azeez J Bhavnagarwala, Blanca Austin, Ashok Kapoor and James D Meindl Microelectronics Rserch. Cntr. and School of Elec. and Comp. Engr., Georgia Institute
More informationIntel s High-k/Metal Gate Announcement. November 4th, 2003
Intel s High-k/Metal Gate Announcement November 4th, 2003 1 What are we announcing? Intel has made significant progress in future transistor materials Two key parts of this new transistor are: The gate
More informationECEN474/704: (Analog) VLSI Circuit Design Fall 2016
ECEN474/704: (Analog) VLSI Circuit Design Fall 2016 Lecture 1: Introduction Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Turn in your 0.18um NDA form by Thursday Sep 1 No
More informationLecture Introduction
Lecture 1 6.012 Introduction 1. Overview of 6.012 Outline 2. Key conclusions of 6.012 Reading Assignment: Howe and Sodini, Chapter 1 6.012 Electronic Devices and Circuits-Fall 200 Lecture 1 1 Overview
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 11/01/2007 MOSFETs Lecture 5 Announcements HW7 set is due now HW8 is assigned, but will not be collected/graded. MOSFET Technology Scaling Technology
More information