Design Techniques for Low Power High Bandwidth Upconversion in CMOS
|
|
- John Sullivan
- 5 years ago
- Views:
Transcription
1 Design Techniques for Low Power High Bndwidth Upconversion in CMOS Crl De Rnter Ktholieke Universiteit Leuven Dept. Elektrotechniek, fd. ESAT-MICAS Ksteelprk Arenerg 10 B-3001 Leuven, Belgium Michiel Steyert ABSTRACT An upconvertor topology for low power, high ndwidth pplictions is presented. Using specific circuit techniques nd locl circuit-level optimiztion, the power consumption of the totl system comprising n on-chip LC-type VCO, polyphse network qudrture genertor, liner mixer lock nd n RF-current uffer, hs een minimized. A chip hs een designed nd mnufctured in 0.25µm CMOS technology. The VCO oscilltes etween 1.68 GHz nd 2 GHz. Driven y n externl LO, the trnsmitter opertes from 900 MHz up to 2 GHz. At 2 GHz, the upconvertor trnsmits -12 dbm into 50 Ω with linerity of more thn -35 dbc for se nd signls up to 33 MHz. Ctegories nd Suject Descriptors B.7.m [Integrted Circuits]: Miscellneous Anlog RF CMOS Design Generl Terms Design Keywords Low power, Anlog, Upconversion, Oscilltors, RF Design, CMOS 1. INTRODUCTION 1.1 Wireless Systems In the post-gsm er few new communiction stndrds for moile nd portle devices re witing for eing introduced into the usiness nd consumer mrkets. The recently Now working t RF Mgic, Sn Diego Permission to mke digitl or hrd copies of ll or prt of this work for personl or clssroom use is grnted without fee provided tht copies re not mde or distriuted for profit or commercil dvntge nd tht copies er this notice nd the full cittion on the first pge. To copy otherwise, to repulish, to post on servers or to redistriute to lists, requires prior specific permission nd/or fee. ISLPED 02, August 12-14, 2002, Monterey, Cliforni, USA Copyright 2002 ACM /02/ $5.00. dopted UMTS-stndrd, operting in the 2 GHz rnge is such cndidte to e selected for the implementtion of new moile services on devices like PDA s or cell phones. This stndrd implements dt rtes for moile terminls up to 384 kps over ndwidth of 5 MHz using CDMA [1]. For portle devices slptops, generlly higher dt trnsmission rtes re required. Stndrds s IEEE re eing developed, providing dt rte of 55 Mps over ndwidth of 15 MHz using 64 QAM modultion with Trellis coding [2]. This speed of wireless trnsmission is lso envisged y the Hiperln/2 [3] stndrd tht 0 dt rtes up to 54 Mps over chnnel MHz wide. Here OFDM is implemented using 52 suchnnels of which 48 re used s dt chnnels. According to [2], SNR of more thn 20 db is needed in the receiver to operte t BER of 10 5 or etter when receiving 64 QAM+TCM-modulted signl. The trnsmitter will need n SNR tht is even higher to ensure proper system opertion. The UMTS stndrd mentioned in the previous prgrph lso defines n indoor wireless trnsmission speed up to 2 Mps for non-moving (portle) devices, using the sme ndwidth of 5 MHz. As comprison: the chnnel ndwidth of GSM system is 200 khz, the needed SNR is out 9 db ([4]). Conclusion of this very rief overview is tht in the chip-sets tht re to provide high dt rtes, signl with high SNR nd ndwidth some order of mgnitudes lrger thn for firstgenertion moile terminls, must e delt with. 1.2 Previous rt A lot of effort hs een spent in the design in CMOS of complete trnsceiver systems for low dt rte, i.e. smll nd, moile systems. This resulted in some successful designs in oth reserch nd commercil environments [5, 6, 7]. Recent reserch hs shown the possile use of CMOS upconvertor tht comines low power consumption with sufficient power output t frequencies up to 2.4 GHz in system with dt rtes lredy n order of mgnitude higher thn those of first nd second genertion wireless devices [8]. 1.3 This pper In this pper, some circuit techniques re presented tht hve een used in n upconvertor implemented in 0.25µm CMOS technology. The focus lies on techniques tht enle the trnsmission of se nd signl with lrge nd- 237
2 Replic Bising width nd high SNR, without creting lrge increse in power consumption. In first section, design overview dels with the glol topology of the upconvertor, the used design methodology nd the RF-MOST model used for circuit simultions. Then, the uilding locks re reported in detil, strting with the LC-oscilltor. The following section hndles the polyphse network. Section 5 nd Section 6 del with the implementtion of the liner mixer lock nd of the output uffer, respectively. Section 7 discusses the mesurements. After tht, the conclusions re formulted. 2. DESIGN OVERVIEW 2.1 Glol Topology Fig. 1 shows the lock schemtic of the implemented upconvertor topology. The first lock is n LC-type VCO, tht delivers differentil signl to the polyphse network. By this network it is converted into qudrture LO signl. The input of the polyphse network is coupled cpcitively to the oscilltor nd the output is directly connected to the qudrture mixer lock. The se nd input of the mixer lock is differentil qudrture signl, pplied externlly. A high pss network cts s n RF/LF splitter t the output of the mixer lock to short ll low frequency components to ground while pssing ll RF signls to the RF current mplifier. A 50 Ω output mtch is implemented s series inductor nd prllel cpcitor using on-chip components. 2.2 Design Methodology The design methodology used is imed t minimiztion of the totl power consumption nd consists of glol design on lock-specifiction level nd locl optimiztion on circuit level for ech functionl lock or set of functionl locks. Together with the indiction of the specific circuit techniques used, this locl optimiztion will e discussed for ech prt seprtely. 2.3 RF-MOST modelling At the strt of the design, no RF-models for the MOStrnsistors were ville. Therefore, trnsistor sucircuit hs een constructed using the following pproch ([9]): From the ville BSIM3-models n intrinsic MOST model is derived y setting ll junction-res to zero; The junctions re dded s diodes in the RF-MOST sucircuit, resulting in higher ccurcy of the junction cpcitor vlues for low finger numers; Source, drin nd sustrte resistors re dded to the sucircuit; A lyout-relted coupling cpcitor etween source nd drin is dded; A physicl gte resistnce is dded. In simultions, the non-qusi-sttic effect hs een found to e negligile for the uilding locks nd frequencies used in this design. Therefore, it is not dded to the RF-MOST sucircuit. 3. LC-TYPE VCO 3.1 Topology nd Design The implemented topology for the VCO is shown in Fig. 2. Vis Cc3 c c Mp1 Cc1 Iis Vctrl + - Mn1 Cc2 R1 Cc2 R1 Mn1 Figure 2: VCO topology with cpcitively coupled gin cell trnsistors The LC-tnk of the oscilltor is constructed using n onchip symmetricl coil nd PN-junction diodes of which the cpcitnce vlue is controlled y voltge V Ctrl. The inductor hs centrl tp to which the pmost is current source Mp1 is connected. The 1/f noise of this current source is reduced y setting the chnnel length to 2µm insted of the miniml 0.25µm. To further restrin 1/f-noise of this trnsistor from entering the circuit, the centrl tp is decoupled y the lrge on-chip cpcitor Cc1. The gin cell consists of nmost pir Mn1, of which the gtes re coupled to the LC-tnk y cpcitors Cc2. These cpcitors effectively decouple the DC output level of the oscilltor from the DC ising voltge of the gin cell. Here, the gin cell ising is done y replic ising of the pmost current source Mp1 connected in series with nmost diode Mn1c hving the sme spect rtio s the gin cell trnsistors. The gte of ech gin cell trnsistor Mn1 is connected to the resulting replic is voltge using lrge resistor (R1) s depicted in Fig. 2. Cpcitor Cc3is low impednce to ground for the noise current of the two resistors. 3.2 Optimiztion The optimiztion of the VCO consists of two prts. First, glol optimiztion of the VCO hs een done using n inhouse tool [10]. Secondly, n optiml vlue for resistors R1 nd cpcitorcc3 of Fig. 2 hs een determined, minimizing the influence on the phse noise of the VCO. This optimiztion hs een performed sed on circuit simultions using proprietry phse noise simultor [11]. Since the DC level t the output of the oscilltor cn e chosen freely, n optiml vlue is pplied tht mximizes the output voltge swing. The result is tht no uffers re needed fter the VCO to drive the polyphse network. Since the role of these uffers is to provide low output impednce t RF frequencies, considerle mount of power cn now e sved. Moreover, setting the DC voltge to this optiml vlue simultneously mximizes the symmetry of the oscilltor signl. According to [12] this ensures low upconversion of common-mode 1/f noise (e.g. the 1/f noise current from Mp1). 238
3 VCO + - Polyphse Network Qudrture Mixer High Pss Network RF Current Amplifier Output Mtching 50 Ohm Lod Qudrture Bse Bnd Signl Figure 1: Glol upconvertor topology 4. POLYPHASE NETWORK A four stge polyphse network is used to generte qudrture LO signl for rod rnge of input frequencies. In one version of the test chip, the polyphse network is driven y n externl differentil LO to hve lrger frequency rnge for testing. For this lock the power consumption is lowered s compred with trditionl topology y omitting the output uffers of the polyphse network nd directly coupling the polyphse network to the gtes of the mixer trnsistors. This direct coupling demnds n optimiztion over three uilding locks. The coupling cpcitor etween VCO nd polyphse network, the totl network resistnce nd the size of the mixer trnsistors ll influence t the sme time the output current of the mixer lock. The gol of the optimiztion is to mximize this output current, while minimizing the influence of the coupling on the phse noise of the VCO. The influence of the circuit elements specified ove re s follows: the polyphse network hs loding effect on the VCO, lowering its oscilltion mplitude nd deteriorting the phse noise; the polyphse network is loded y the input cpcitnce of the mixer lock, lowering the output mplitude of the polyphse network; the mplitude t the output of the polyphse network directly influences the output current of the mixer lock; lso the size of the mixer trnsistors directly influences the output current. It is cler tht the entnglement s descried ove necessittes locl optimiztion over set of functionl locks, eing VCO, polyphse network nd mixer lock. Fig. 3 shows the Imge Rtio (IR) of the output signl of the implemented polyphse network, with nd without simulted worst-cse mismtch effects for yield of 99.9%. 5. LINEAR MIXER BLOCK The used qudrture liner mixer topology, including the high pss network t its output, is depicted in Fig. 4. To otin good performnce of liner mixer lock, the following requirements must e fulfilled [13]: to void LO upconversion: zero DC voltge drop etween source nd drin of the mixer trnsistors; Imge Rejection [db] Simulted Imge Rejection of the Polyphse Network Without mismtch With mismtch Frequency [Hz] Figure 3: Simulted IRof the generted qudrture signl BBI+ BBQ+ Cc1 Cc1 Cc1c Cc1d LOI+ Mn1 LOQ+ Mn1 BBI- LOI- Mn1c BBQ- LOQ- Mn1d 2nd Order High Pss Network L1 Cc2 To RF Buffer Figure 4: Mixer topology with high pss network to void upconversion of the se nd frequency f BB to f LO ± 2.f BB : t the drin/source, low impednce to ground for DC up to 2.f BBmx,withf BBmx the mximl se nd frequency; to void degenertion of the RF output: low impednce for RF signls t the mixers output nd t the mixers input. These requirements hve een implemented s follows: the zero DC voltge drop is relized y simply pplying send input signl with zero DC vlue. (The mixer output is lso t DC ground due to the inductor of the high pss network.); 239
4 the high pss network relizes low impednce to ground for low frequencies nd low impednce to the input of the current uffer for high frequencies; the input stge of the current uffer relizes low impednce for RF signls t the mixers output; the on-chip cpcitors Cc1 in Fig. 4 relize low impednce to ground for RF signls t the mixers input. In this uilding lock, optimiztion is necessry for the on-chip inductor nd the coupling cpcitor of the high pss network. This optimiztion is to ensure tht the second requirement given ove is met nd lso tht low frequencies re restrined from entering the RF current uffer. A power efficient implementtion is relized y choosing pssive network to discriminte etween high nd low frequencies. An lterntive would e to use n ctive second order filter. Since the pss-nd strts round 900 MHz nd goes up to 2 GHz, this solution would consume n mount of power tht is comprle to the power usge of the input stge of the RF current uffer. Moreover, the pssive solution llows further enlrgement of the trnsmission ndwidth without power penlty y implementing higher order pssive network, leit t the cost of lrger re consumption. 6. TWO-STAGE CURRENT BUFFER 6.1 Topology The demnds for the current uffer re twofold: low input impednce for high frequencies to ensure proper mixer opertion; power-efficient current mplifiction with sufficient output power. The used uffer topology is depicted in Fig. 5. The input uffer hs n input dmittnce of gm Mn1 t frequencies ove the GBW of the feedck loop, nd of gm Mn1.G for frequencies elow the ndwidth of the loop, with G the DC gin of the feedck loop [13]. Since the GBW of the loop is certinly lower thn 2 GHz, the only wy to otin low input impednce is y ensuring high vlue for gm Mn1. This is ccomplished y sending sufficient current through the input stge of the uffer. The mplifiction stges of the current uffer re current mirrors with rtio M > 1. In the first stge, rtio of 2 is used, nd in the second stge rtio of 3. The first stge is coupled cpcitively to the second stge. Thus, pmost is current source Mp2 only hs to e sized to supply the is current for Mn3, lowering the prsitic cpcitnce of Mp2. The (lrge) mirror current of Mn2 is flowing through n on-chip inductive lod connected to Vdd low. The voltge of Vdd low cnemdelowerthn Vdd uffer, ecuse only single trnsistor hs to e set into sturtion. The power usge of this lock is minimized y optimiztion of the lod inductnce nd couple cpcitnce to otin mximum current trnsfer efficiency of one stge to nother. 6.2 Inductor Optimiztion The inductors used s lod for the mirror trnsistors Mn2 nd Mn3 in Fig. 5 re optimized to otin mximum current efficiency, in other words, minimum current loss. Therefore, they re designed towrds mximum prllel resistnce Rp for n inductnce vlue Ls tht mximizes the 3 db ndwidth of the uffer. The optiml inductor, hving mximum Rp for this vlue of Ls, is found using vrint of tool for VCO optimiztion [10]. This tool uses the inductor extrction progrm FstHenry ([14]) to clculte the vlues of the inductnce Ls nd the series resistnce Rs of coil with given geometry. An optimiztion lgorithm (ASA [15]) is used to find the optiml coil geometry y minimiztion of cost function. In this cse, the cost function CF is constructed s follows: Q coil =2πf 0 Ls/Rs Rp = Rs(1 + Q 2 coil) Cost Ls = Ls wnted Ls /Ls wnted CF = w 1 Cost Ls + w 2 (Rp 1 ) Here, f 0 is the mximum frequency of interest, Q coil is the qulity fctor of the inductor nd Ls wnted is the trget vlue for the inductnce. Weight fctor w 1 issettolow vlue if Ls Ls wnted nd to high vlue otherwise, while w 2 hs constnt medium vlue. By minimiztion of this cost function, n inductor geometry is found tht hs n inductnce vlue close to Ls wnted nd mximum vlue for Rp. In fct, y choosing the weight-vlues ppropritely, the optimizer is llowed to mke trde-off etween vlue for Ls differing slightly from the trget nd higher vlue for Rp. 7. CHIP PHOTO & MEASUREMENTS VCO PF network Figure 6: Chip photogrph A photo of the chip, processed in 0.25µm technology, is given in Fig. 6. The used technology provides MMC (metlmetl) cpcitors nd hs sustrte resistivity of 15 Ω.cm. The VCO is situted in the top left corner. Right from it, the four stge polyphse network cn e seen. The two coils with smll width nd five turns re the two lod inductors with high Rp from the current uffer. The two other coils re 240
5 Vdduffer Input Stge 2nd Stge Vdduffer Mp1 Vddlow Mp2 Vddlow Vcscn Mn1 L1 Ccouple L2 50 Ohm Mtch RF in Lmtch RF out Mn2 Mn3 Cmtch Figure 5: Two-stge RF uffer with low impednce input stge the inductor of the high pss network nd of the mtching network. The chip mesures 1.8x2.3 mm 2 Fig. 7 shows the tuning chrcteristic of the on-chip VCO, s mesured on wire-onded smple. The oscilltor oper Tuning rnge of oscilltor 20 Frequency [GHz] Output Power HD2 [dbc] HD3 [dbc] Pout [dbm] Vctrl [V] Figure 7: Tuning rnge of the on-chip VCO tes for vrctor control voltges from 2 Vdown to 0.15 V, nd hs n oscilltion frequency vrying from 1.68 GHz up to 2 GHz, while using 20 mw from 2 Vpower supply. The full set of chrcteristics of the VCO is depicted in Tle 1. Tle 1: Mesured VCO Specifictions Phse 1 MHz for f osc =2GHz -128 dbc Vdd 2V Tuning Rnge 17% Center Frequency 1.84 GHz Power Usge 20 mw To demonstrte the linerity of the upconvertor nd its usility for high ndwidth pplictions, mesurements hve een performed on flip-chip onded smple, driven y n externl oscilltor. For se nd frequencies f BB up to 33 MHz nd n LO frequency f LO of 2 GHz, the hrmonic components t f LO ± 2.f BB nd f LO ± 3.f BB re represented reltive to the output power s HD2 respectively HD3 in Fig. 8. Similr results re otined t LO frequencies of 900 MHz nd 1.5 GHz. Also shown in this plot is the mesured output power. For se nd frequencies up to 16.7 MHz, the output power is lrger thn -12 dbm nd up to 33 MHz the distortion is lower thn -35 dbc Bse Bnd frequency [MHz] Figure 8: Output linerity nd power vs. se nd input frequency A more common wy to express output linerity is the use of OIP2 nd OIP3. These cn e derived from IM2 resp. IM3, eing the second nd third order intermodultion products reltive to the power P Out in the fundmentl tone. By definition, OIP2(3) is the extrpolted vlue for P Out tht results in n IM2(3) of 0 db in plot of IM2(3) vs. P Out. Under conditions of low distortion (low power levels), following reltionships hold [16]: IM2=2HD2 (1) IM3=3HD3 (2) IM2 P Out (3) IM3 POut 2 (4) From (1) nd (2) it follows tht IM2 nd IM3 cn e clculted from HD2 nd HD3 y sutrcting 3.0 db resp. 4.8 db from the mesured distortion vlues. This method is used here s n pproximtion for two-tone mesurements. Equtions (3) nd (4) show tht one intermodultion (or distortion) mesurement theoreticlly suffices to otin vlue for OIP2 nd OIP3. However, for liner mixer (4) is not vlid for low vlues of the output power, ccording to [13]. Then, IM3 is proportionl to P Out. 241
6 Since mesurements of HD2 nd HD3 hve een performed t one vlue of P Out only, no decisive nswer cn e given to the question whether the mesured P Out should e regrded s high or low. Therefore, Tle 2 gives oth theoreticl vlues for OIP3. The norml one is indicted y OIP3 3 nd the one vlid for low power vlues in liner mixer is indicted y OIP3 2. The vlue tht would e derived from extrpolted mesurements will e somewhere in etween those vlues. Tle 2: Clculted vlues for f BB 2.5 MHz 16.7 MHz 33 MHz OIP2 26 dbm 29 dbm 22 dbm OIP dbm 2.2 dbm -0.3 dbm OIP dbm 21.2 dbm 18.2 dbm From the resoning ove, the representility of OIP3 s single numer for the linerity performnce of liner mixer seems questionle. Moreover, n upconvertor will never e used t or in the region of the output power levels indicted y OIP2 or OIP3. However, the intermodultion or distortion t the mximum output power level of the upconvertor relly is n importnt specifiction. Therefore, the mesured hrmonic distortion expressed s HD2 nd HD3 is used to quntify the performnce of this upconvertor. As lredy mentioned, vlues for IM2 resp. IM3 cn e clculted from these distortion mesurements using (1) nd (2), respectively. Tle 3: Mesured Specifictions of the Trnsmitter P BBin -3.5 dbm Vdd uffer 2V Vdd low 1.3 V Noise < -133 dbc/hz Power 25 mw F LO HD2 HD3 P Out 900 MHz -34 dbc -42 dbc -10 dbm 1.5 GHz -37 dbc -42 dbc -8.5 dbm 2GHz -44 dbc -38 dbc -12 dbm ll mesured for f BB =16.7 MHz In Tle 3 the mesured specifictions for the upconvertor re summrized, using the sme setup s ove. For n f BB of 16.7 MHz the distortion nd output power t LO frequencies of 900 MHz, 1.5 GHz nd 2 GHz re given. 8. CONCLUSION In this pper, n upconvertor topology hs een presented for which mesurements show tht se nd signls with ndwidth up to 33 MHz cn e upconverted to RF frequencies up to 2 GHz in stndrd CMOS technology. A pssive high pss network is used to llow the upconversion to e done with distortion low enough for higher order modultion schemes without the introduction of dditionl power drin. The power used y the upconvertor is lower thn 25 mw. The test chip is shown to keeps its functionlity t LO frequencies down to 900 MHz. An on-chip VCO is cpcitively coupled to polyphse network tht directly drives the mixer trnsistors. Thus, power-hungry uffering t RF-frequencies is voided. The power consumption of the VCO is 20 mw. Specific circuit techniques nd locl optimiztion t circuit level of the uilding locks hve een used during design to otin glol power minimiztion. 9. REFERENCES [1] E.T.S.I. Universl Moile Telecommunictions System; UE Rdio trnsmission nd Reception (FDD), ETSI TS [2] J. Kroguz. High-rte wireless personl re networks. IEEE Communictions Mgzine, 39(12):96 102, Dec [3] E.T.S.I. HIPERLAN Type 2, System Overview, ETSI TR [4] J. Crols nd M. Steyert. CMOS Wireless Trnsceiver Design. Kluwer Acdemic Pulishers, [5] A. Rofougrn, G. Chng, J. J. Rel, J. Y.-C. Chng, M. Rofougrn, nd P. J. C. et l. A single-chip 900 MHz spred-spectrum wireless trnsceiver in 1 µm CMOS-prt I.IEEE Journl of Solid-Stte Circuits, 33(4): , Apr [6] Silicon Lortories. Aero Si [7] A.Ajjikuttir,C.Leung,E.-S.Khoo,M.Choke,R.Singh, T.-H. Teo, et l. A fully-integrted CMOS RFIC for luetooth pplictions. In Digest of Tech. Ppers of Int. Solid-Stte Circuit Conference, pges , Sn Frncisco, Fe [8] A. Zolfghri, A. Chn, nd B. Rzvi. A 2.4 GHz 34 mw CMOS trnsceiver for frequency-hopping nd direct-sequence pplictions. In Digest of Tech. Ppers of Int. Solid-Stte Circuit Conference, pges , Sn Frncisco, Fe [9] C. Enz nd Y. Cheng. MOS Trnsistor Modelling Issues for RF Circuit Design in Anlog Circuit Design. Kluwer Acdemic Pulishers, [10] C. De Rnter, B. De Muer, G. Vn der Pls, P. Vncorenlnd, M. Steyert, G. Gielen, nd W. Snsen. CYCLONE: Automted design nd lyout of RF LC-oscilltors. In Proceedings IEEE Design Automtion Conference, pges 11 14, Los Angeles, June [11] B. D. Smedt nd G. Gielen. Accurte simultion of phse noise in oscilltors. In Proceedings Europen Solid-Stte Circuits Conference, pges , Southmpton, UK, Sept [12] A. Hjimiri nd T. H. Lee. A generl theory of phse noise in electricl oscilltors. IEEE Journl of Solid-Stte Circuits, 33(2): , Fe [13] M. Borremns nd M. Steyert. A 2 V, low distortion, 1 GHz CMOS up-conversion mixer. IEEE Journl of Solid-Stte Circuits, 33(3): , Mr [14] M. Kmon, L. M. Silveir, et l. FstHenry USER S GUIDE: version 3.0; ftp://rle-vlsi.mit.edu/pu/fsthenry. Msschusetts Institute of Technology, [15] L. Inger. Adptive Simulted Anneling (ASA); Cltech Alumni Assocition, [16] J. Jnssens. Deep sumicron CMOS cellulr receiver front-ends. PhD Thesis, Ktholieke Universiteit Leuven,
CHAPTER 3 AMPLIFIER DESIGN TECHNIQUES
CHAPTER 3 AMPLIFIER DEIGN TECHNIQUE 3.0 Introduction olid-stte microwve mplifiers ply n importnt role in communiction where it hs different pplictions, including low noise, high gin, nd high power mplifiers.
More informationISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.5
21.5 A 1.1GHz Chrge-Recovery Logic Visvesh Sthe, Jung-Ying Chueh, Mrios Ppefthymiou University of Michign, Ann Aror, MI Boost Logic is chrge-recovery circuit fmily cple of operting t GHz-clss frequencies
More informationMulti-beam antennas in a broadband wireless access system
Multi-em ntenns in rodnd wireless ccess system Ulrik Engström, Mrtin Johnsson, nders Derneryd nd jörn Johnnisson ntenn Reserch Center Ericsson Reserch Ericsson SE-4 84 Mölndl Sweden E-mil: ulrik.engstrom@ericsson.com,
More informationMixed CMOS PTL Adders
Anis do XXVI Congresso d SBC WCOMPA l I Workshop de Computção e Aplicções 14 20 de julho de 2006 Cmpo Grnde, MS Mixed CMOS PTL Adders Déor Mott, Reginldo d N. Tvres Engenhri em Sistems Digitis Universidde
More information(CATALYST GROUP) B"sic Electric"l Engineering
(CATALYST GROUP) B"sic Electric"l Engineering 1. Kirchhoff s current l"w st"tes th"t (") net current flow "t the junction is positive (b) Hebr"ic sum of the currents meeting "t the junction is zero (c)
More informationEET 438a Automatic Control Systems Technology Laboratory 5 Control of a Separately Excited DC Machine
EE 438 Automtic Control Systems echnology bortory 5 Control of Seprtely Excited DC Mchine Objective: Apply proportionl controller to n electromechnicl system nd observe the effects tht feedbck control
More informationSynchronous Machine Parameter Measurement
Synchronous Mchine Prmeter Mesurement 1 Synchronous Mchine Prmeter Mesurement Introduction Wound field synchronous mchines re mostly used for power genertion but lso re well suited for motor pplictions
More informationSynchronous Generator Line Synchronization
Synchronous Genertor Line Synchroniztion 1 Synchronous Genertor Line Synchroniztion Introduction One issue in power genertion is synchronous genertor strting. Typiclly, synchronous genertor is connected
More informationINSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad
Hll Ticket No Question Pper Code: AEC009 INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigl, Hyderd - 500 043 MODEL QUESTION PAPER Four Yer B.Tech V Semester End Exmintions, Novemer - 2018 Regultions:
More informationDP4T RF CMOS Switch: A Better Option to Replace the SPDT Switch and DPDT Switch
Send Orders of Reprints t reprints@enthmscience.org 244 Recent Ptents on Electricl & Electronic Engineering 2012, 5, 244-248 DP4T RF CMOS Switch: A Better Option to Replce the SPDT Switch nd DPDT Switch
More informationTo provide data transmission in indoor
Hittite Journl of Science nd Engineering, 2018, 5 (1) 25-29 ISSN NUMBER: 2148-4171 DOI: 10.17350/HJSE19030000074 A New Demodultor For Inverse Pulse Position Modultion Technique Mehmet Sönmez Osmniye Korkut
More informationSynchronous Machine Parameter Measurement
Synchronous Mchine Prmeter Mesurement 1 Synchronous Mchine Prmeter Mesurement Introduction Wound field synchronous mchines re mostly used for power genertion but lso re well suited for motor pplictions
More information& Y Connected resistors, Light emitting diode.
& Y Connected resistors, Light emitting diode. Experiment # 02 Ojectives: To get some hndson experience with the physicl instruments. To investigte the equivlent resistors, nd Y connected resistors, nd
More informationKirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR):
SPH4UW Kirchhoff s ules Kirchhoff s oltge ule (K): Sum of voltge drops round loop is zero. Kirchhoff s Lws Kirchhoff s Current ule (KC): Current going in equls current coming out. Kirchhoff s ules etween
More informationLab 8. Speed Control of a D.C. motor. The Motor Drive
Lb 8. Speed Control of D.C. motor The Motor Drive Motor Speed Control Project 1. Generte PWM wveform 2. Amplify the wveform to drive the motor 3. Mesure motor speed 4. Mesure motor prmeters 5. Control
More informationStudy on SLT calibration method of 2-port waveguide DUT
Interntionl Conference on Advnced Electronic cience nd Technology (AET 206) tudy on LT clibrtion method of 2-port wveguide DUT Wenqing Luo, Anyong Hu, Ki Liu nd Xi Chen chool of Electronics nd Informtion
More information(1) Non-linear system
Liner vs. non-liner systems in impednce mesurements I INTRODUCTION Electrochemicl Impednce Spectroscopy (EIS) is n interesting tool devoted to the study of liner systems. However, electrochemicl systems
More informationExperiment 3: Non-Ideal Operational Amplifiers
Experiment 3: Non-Idel Opertionl Amplifiers Fll 2009 Equivlent Circuits The bsic ssumptions for n idel opertionl mplifier re n infinite differentil gin ( d ), n infinite input resistnce (R i ), zero output
More informationDataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1)
The slides contin revisited mterils from: Peter Mrwedel, TU Dortmund Lothr Thiele, ETH Zurich Frnk Vhid, University of liforni, Riverside Dtflow Lnguge Model Drsticlly different wy of looking t computtion:
More informationSimulation of Transformer Based Z-Source Inverter to Obtain High Voltage Boost Ability
Interntionl Journl of cience, Engineering nd Technology Reserch (IJETR), olume 4, Issue 1, October 15 imultion of Trnsformer Bsed Z-ource Inverter to Obtin High oltge Boost Ability A.hnmugpriy 1, M.Ishwry
More informationExperiment 3: Non-Ideal Operational Amplifiers
Experiment 3: Non-Idel Opertionl Amplifiers 9/11/06 Equivlent Circuits The bsic ssumptions for n idel opertionl mplifier re n infinite differentil gin ( d ), n infinite input resistnce (R i ), zero output
More informationDiscontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type)
ICs for Cssette, Cssette Deck ANN, ANN Puse Detection s of Rdio Cssette, Cssette Deck Overview The ANN nd the ANN re the puse detection integrted circuits which select the progrm on the cssette tpe. In
More informationResearch Letter Investigation of CMOS Varactors for High-GHz-Range Applications
Reserch Letters in Electronics Volume 29, Article ID 53589, 4 pges doi:1.1155/29/53589 Reserch Letter Investigtion of CMOS Vrctors for High-GHz-Rnge Applictions Ming Li, Rony E. Amy, Roert G. Hrrison,
More informationSolutions to exercise 1 in ETS052 Computer Communication
Solutions to exercise in TS52 Computer Communiction 23 Septemer, 23 If it occupies millisecond = 3 seconds, then second is occupied y 3 = 3 its = kps. kps If it occupies 2 microseconds = 2 6 seconds, then
More informationDESIGN OF CONTINUOUS LAG COMPENSATORS
DESIGN OF CONTINUOUS LAG COMPENSATORS J. Pulusová, L. Körösi, M. Dúbrvská Institute of Robotics nd Cybernetics, Slovk University of Technology, Fculty of Electricl Engineering nd Informtion Technology
More informationUnderstanding Basic Analog Ideal Op Amps
Appliction Report SLAA068A - April 2000 Understnding Bsic Anlog Idel Op Amps Ron Mncini Mixed Signl Products ABSTRACT This ppliction report develops the equtions for the idel opertionl mplifier (op mp).
More informationABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC
User Mnul ntelligent nstlltion Systems A B 1 2 3 4 5 6 7 8 30 ma 30 ma n = AC Un = 230 V AC 30 ma 9 10 11 12 C ABB STOTZ-KONTAKT Appliction Softwre Current Vlue Threshold/1 Contents Pge 1 Device Chrcteristics...
More informationAlternating-Current Circuits
chpter 33 Alternting-Current Circuits 33.1 AC Sources 33.2 esistors in n AC Circuit 33.3 Inductors in n AC Circuit 33.4 Cpcitors in n AC Circuit 33.5 The LC Series Circuit 33.6 Power in n AC Circuit 33.7
More informationMETHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN. Inventor: Brian L. Baskin
METHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN Inventor: Brin L. Bskin 1 ABSTRACT The present invention encompsses method of loction comprising: using plurlity of signl trnsceivers to receive one or
More informationHigh Speed On-Chip Interconnects: Trade offs in Passive Termination
High Speed On-Chip Interconnects: Trde offs in Pssive Termintion Rj Prihr University of Rochester, NY, USA prihr@ece.rochester.edu Abstrct In this pper, severl pssive termintion schemes for high speed
More informationA Novel Back EMF Zero Crossing Detection of Brushless DC Motor Based on PWM
A ovel Bck EMF Zero Crossing Detection of Brushless DC Motor Bsed on PWM Zhu Bo-peng Wei Hi-feng School of Electricl nd Informtion, Jingsu niversity of Science nd Technology, Zhenjing 1003 Chin) Abstrct:
More informationDesign and implementation of a high-speed bit-serial SFQ adder based on the binary decision diagram
INSTITUTE OFPHYSICS PUBLISHING Supercond. Sci. Technol. 16 (23) 1497 152 SUPERCONDUCTORSCIENCE AND TECHNOLOGY PII: S953-248(3)67111-3 Design nd implementtion of high-speed it-seril SFQ dder sed on the
More informationMEASURE THE CHARACTERISTIC CURVES RELEVANT TO AN NPN TRANSISTOR
Electricity Electronics Bipolr Trnsistors MEASURE THE HARATERISTI URVES RELEVANT TO AN NPN TRANSISTOR Mesure the input chrcteristic, i.e. the bse current IB s function of the bse emitter voltge UBE. Mesure
More informationApplication Note. Differential Amplifier
Appliction Note AN367 Differentil Amplifier Author: Dve n Ess Associted Project: Yes Associted Prt Fmily: CY8C9x66, CY8C7x43, CY8C4x3A PSoC Designer ersion: 4. SP3 Abstrct For mny sensing pplictions, desirble
More informationLATEST CALIBRATION OF GLONASS P-CODE TIME RECEIVERS
LATEST CALIBRATION OF GLONASS P-CODE TIME RECEIVERS A. Fos 1, J. Nwroci 2, nd W. Lewndowsi 3 1 Spce Reserch Centre of Polish Acdemy of Sciences, ul. Brtyc 18A, 00-716 Wrsw, Polnd; E-mil: fos@c.ww.pl; Tel.:
More informationExperiment 3: The research of Thevenin theorem
Experiment 3: The reserch of Thevenin theorem 1. Purpose ) Vlidte Thevenin theorem; ) Mster the methods to mesure the equivlent prmeters of liner twoterminl ctive. c) Study the conditions of the mximum
More informationPilot Operated Servo Proportional DC Valve Series D*1FP
Ctlogue HY11-5/UK Chrcteristics he series of pilot operted servo proportionl vlves D*1F trnsfers the dvntges of the rker ptented Voice Coil Drive (VCD ) to lrger frme sizes nd thus high flow rtes. he high
More informationSeries AE W PFC INDUSTRIAL POWER SUPPLY
FEATURES Progrmmle output voltge (0%~05%) Progrmmle output current (0%~05%) Universl AC input / Full rnge Constnt current limiting Optionl glol control vi RS3 Selectle +5V / 0.5A or +9V / 0.3A uxiliry
More informationPilot Operated Servo Proportional DC Valve Series D*1FP
Ctlogue HY11-5/UK Chrcteristics he series of pilot operted servo proportionl vlves D*1F trnsfers the dvntges of the rker ptented Voice Coil Drive (VCD ) to lrger frme sizes nd thus high flow rtes. he high
More informationExercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION
Exercise 1-1 The Sine Wve EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the notion of sine wve nd how it cn be expressed s phsor rotting round the center of circle. You
More informationHomework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week
Announcements Homework #1 due Mondy t 6pm White drop ox in Student Lounge on the second floor of Cory Tuesdy ls cncelled next week Attend your other l slot Books on reserve in Bechtel Hmley, 2 nd nd 3
More informationUniversity of North Carolina-Charlotte Department of Electrical and Computer Engineering ECGR 4143/5195 Electrical Machinery Fall 2009
Problem 1: Using DC Mchine University o North Crolin-Chrlotte Deprtment o Electricl nd Computer Engineering ECGR 4143/5195 Electricl Mchinery Fll 2009 Problem Set 4 Due: Thursdy October 8 Suggested Reding:
More informationCompared to generators DC MOTORS. Back e.m.f. Back e.m.f. Example. Example. The construction of a d.c. motor is the same as a d.c. generator.
Compred to genertors DC MOTORS Prepred by Engr. JP Timol Reference: Electricl nd Electronic Principles nd Technology The construction of d.c. motor is the sme s d.c. genertor. the generted e.m.f. is less
More information5 I. T cu2. T use in modem computing systems, it is desirable to. A Comparison of Half-Bridge Resonant Converter Topologies
74 EEE TRANSACTONS ON POER ELECTRONCS, VOL. 3, NO. 2, APRL 988 A Comprison of Hlf-Bridge Resonnt Converter Topologies Abstrct-The hlf-bridge series-resonnt, prllel-resonnt, nd combintion series-prllel
More informationSequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12
9//2 Sequentil (2) ENGG5 st Semester, 22 Dr. Hden So Deprtment of Electricl nd Electronic Engineering http://www.eee.hku.hk/~engg5 Snchronous vs Asnchronous Sequentil Circuit This Course snchronous Sequentil
More informationOpen Access A Novel Parallel Current-sharing Control Method of Switch Power Supply
Send Orders for Reprints to reprints@enthmscience.e 170 The Open Electricl & Electronic Engineering Journl, 2014, 8, 170-177 Open Access A Novel Prllel Current-shring Control Method of Switch Power Supply
More informationPilot Operated Servo Proportional DC Valve Series D*1FP
Ctlogue HY11-5/UK Chrcteristics he series of pilot operted servo proportionl vlves D*1F trnsfers the dvntges of the rker ptented Voice Coil Drive (VCD ) to lrger frme sizes nd thus high flow rtes. he high
More informationModule 9. DC Machines. Version 2 EE IIT, Kharagpur
Module 9 DC Mchines Version EE IIT, Khrgpur esson 40 osses, Efficiency nd Testing of D.C. Mchines Version EE IIT, Khrgpur Contents 40 osses, efficiency nd testing of D.C. mchines (esson-40) 4 40.1 Gols
More informationREVIEW QUESTIONS. Figure For Review Question Figure For Review Question Figure For Review Question 10.2.
HAPTE 0 Sinusoidl Stedy-Stte Anlysis 42 EVIEW QUESTIONS 0. The voltge cross the cpcitor in Fig. 0.43 is: () 5 0 V () 7.07 45 V (c) 7.07 45 V (d) 5 45 V Ω 0.5 efer to the circuit in Fig. 0.47 nd oserve
More informationPassive and Active Hybrid Integrated EMI Filters
Pssive nd Active Hybrid Integrted EMI Filters J. Biel, A. Wirthmueller, R. Wespe, M.. Heldwein, J. W. Kolr Power Electronic Systems bortory Swiss Federl Institute of Technology Zurich, Switzerlnd Emil:
More informationA Simple Approach to Control the Time-constant of Microwave Integrators
5 VOL., NO.3, MA, A Simple Approch to Control the Time-constnt of Microwve Integrtors Dhrmendr K. Updhyy* nd Rkesh K. Singh NSIT, Division of Electronics & Communiction Engineering New Delhi-78, In Tel:
More informationEngineer-to-Engineer Note
Engineer-to-Engineer Note EE-236 Technicl notes on using Anlog Devices DSPs, processors nd development tools Contct our technicl support t dsp.support@nlog.com nd t dsptools.support@nlog.com Or visit our
More informationControl of high-frequency AC link electronic transformer
Control of high-frequency AC link electronic trnsformer H. Krishnswmi nd V. Rmnrynn Astrct: An isolted high-frequency link AC/AC converter is termed n electronic trnsformer. The electronic trnsformer hs
More informationThree-Phase Synchronous Machines The synchronous machine can be used to operate as: 1. Synchronous motors 2. Synchronous generators (Alternator)
Three-Phse Synchronous Mchines The synchronous mchine cn be used to operte s: 1. Synchronous motors 2. Synchronous genertors (Alterntor) Synchronous genertor is lso referred to s lterntor since it genertes
More informationThe Discussion of this exercise covers the following points:
Exercise 4 Bttery Chrging Methods EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the different chrging methods nd chrge-control techniques commonly used when chrging Ni-MI
More informationWireless Transmission using Coherent Terahertz Wave with Phase Stabilization
This rticle hs een ccepted nd pulished on J-STAGE in dvnce of copyediting. Content is finl s presented. IEICE Electronics Express, Vol.* No.*,*-* Wireless Trnsmission using Coherent Terhertz Wve with Phse
More informationNP10 DIGITAL MULTIMETER Functions and features of the multimeter:
NP10 DIGITL MULTIMETER. unctions nd fetures of the multimeter: 1000 V CT III tri requencies from 10.00...10 M. Diode mesurement nd continuity testing. HOLD mesurement. Reltive mesurement. Duty cycle (%)
More informationDSP-based PLL-controlled khz 20 kw highfrequency induction heating system for surface hardening and welding applications
DSP-sed PLL-controlled 5 1 khz 2 kw highfrequency induction heting system for surfce hrdening nd welding pplictions N.S. Byındır, O. K.ukrer nd M. Ykup Astrct: A digitl signl processor (DSP)-sed phselocked
More informationThis is a repository copy of Four-port diplexer for high Tx/Rx isolation for integrated transceivers.
This is repository copy of Four-port diplexer for high Tx/Rx isoltion for integrted trnsceivers. White Rose Reserch Online URL for this pper: http://eprints.whiterose.c.uk/124000/ Version: Accepted Version
More informationFuzzy Logic Controller for Three Phase PWM AC-DC Converter
Journl of Electrotechnology, Electricl Engineering nd Mngement (2017) Vol. 1, Number 1 Clusius Scientific Press, Cnd Fuzzy Logic Controller for Three Phse PWM AC-DC Converter Min Muhmmd Kml1,, Husn Ali2,b
More informationHigh-speed Simulation of the GPRS Link Layer
989 High-speed Simultion of the GPRS Link Lyer J Gozlvez nd J Dunlop Deprtment of Electronic nd Electricl Engineering, University of Strthclyde 204 George St, Glsgow G-lXW, Scotlnd Tel: +44 4 548 206,
More informationNetwork Theorems. Objectives 9.1 INTRODUCTION 9.2 SUPERPOSITION THEOREM
M09_BOYL3605_13_S_C09.indd Pge 359 24/11/14 1:59 PM f403 /204/PH01893/9780133923605_BOYLSTAD/BOYLSTAD_NTRO_CRCUT_ANALYSS13_S_978013... Network Theorems Ojectives Become fmilir with the superposition theorem
More informationTYPE N AND ON CARRIER REPEATERS-REPEATERED NIA HIGH-LOW TRANSISTORIZED REPEATER CONTENTS PAGE 1. GENERAL This section describes the physical and
BELL SYSTEM PRACTCES Plnt Series SECTON 362-4- 1 2 1 ssue 2, December 1969 AT&TCo Stndrd TYPE N AND ON CARRER REPEATERS-REPEATERED HGH-FREQUENCY LNE DESCRPTON-TYPE NA HGH-LOW TRANSSTORZED REPEATER CONTENTS
More informationDesign And Implementation Of Luo Converter For Electric Vehicle Applications
Design And Implementtion Of Luo Converter For Electric Vehicle Applictions A.Mnikndn #1, N.Vdivel #2 ME (Power Electronics nd Drives) Deprtment of Electricl nd Electronics Engineering Sri Shkthi Institute
More informationAN ELECTRON SWITCH. by C. DORSMAN and S. L. de BRUIN.
SEPTEMBER 1939 267 AN ELECTRON SWITCH y C. DORSMAN nd S. L. de BRUIN. 621.317.755.06 An pprtus is descried with which the time function of two different mgnitudes cn e oserved simultneouslyon the fluorescent
More informationDesign and Modeling of Substrate Integrated Waveguide based Antenna to Study the Effect of Different Dielectric Materials
Design nd Modeling of Substrte Integrted Wveguide bsed Antenn to Study the Effect of Different Dielectric Mterils Jgmeet Kour 1, Gurpdm Singh 1, Sndeep Ary 2 1Deprtment of Electronics nd Communiction Engineering,
More informationD I G I TA L C A M E R A S PA RT 4
Digitl Cmer Technologies for Scientific Bio-Imging. Prt 4: Signl-to-Noise Rtio nd Imge Comprison of Cmers Yshvinder Shrwl, Solexis Advisors LLC, Austin, TX, USA B I O G R A P H Y Yshvinder Shrwl hs BS
More informationCHAPTER 2 LITERATURE STUDY
CHAPTER LITERATURE STUDY. Introduction Multipliction involves two bsic opertions: the genertion of the prtil products nd their ccumultion. Therefore, there re two possible wys to speed up the multipliction:
More informationComputing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis
Computing Logic-Stge Delys Using Circuit Simultion nd Symolic Elmore Anlysis Clyton B. McDonld Rndl E. Brynt Deprtment of Electricl nd Computer Engineering Crnegie Mellon University, Pittsurgh, PA 15213
More informationArea-Time Efficient Digit-Serial-Serial Two s Complement Multiplier
Are-Time Efficient Digit-Seril-Seril Two s Complement Multiplier Essm Elsyed nd Htem M. El-Boghddi Computer Engineering Deprtment, Ciro University, Egypt Astrct - Multipliction is n importnt primitive
More informationInterference Cancellation Method without Feedback Amount for Three Users Interference Channel
Open Access Librry Journl 07, Volume, e57 ISSN Online: -97 ISSN Print: -9705 Interference Cncelltion Method without Feedbc Amount for Three Users Interference Chnnel Xini Tin, otin Zhng, Wenie Ji School
More informationEngineering: Elec 3509 Electronics II Instructor: Prof. Calvin Plett,
Engineering: Elec 3509 Electronics II Instructor: Prof. Clvin Plett, emil cp@doe.crleton.c Objective: To study the principles, design nd nlysis of nlog electronic circuits. Description: In this course,
More informationCOMPARISON OF THE EFFECT OF FILTER DESIGNS ON THE TOTAL HARMONIC DISTORTION IN THREE-PHASE STAND-ALONE PHOTOVOLTAIC SYSTEMS
O. 0, NO., NOEMBER 05 ISSN 89-6608 ARPN Journl of Engineering nd Applied Sciences 006-05 Asin Reserch Pulishing Network (ARPN). All rights reserved. www.rpnjournls.com OMPARISON OF THE EFFET OF FITER ESIGNS
More informationCarbon Composition Resistors
Dimensions Cron Composition Resistors Rtings nd Dimensions Type L Specifiction Limit nd Performnce d D Derting Curve 8 6 4 (/, w) Test procedures, sequence of test, etc., refer to MIL-STD D nd JIS-C-5.
More informationMAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES
MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES Romn V. Tyshchuk Informtion Systems Deprtment, AMI corportion, Donetsk, Ukrine E-mil: rt_science@hotmil.com 1 INTRODUCTION During the considertion
More informationSoft switched DC-DC PWM Converters
Soft switched DC-DC PWM Converters Mr.M. Prthp Rju (), Dr. A. Jy Lkshmi () Abstrct This pper presents n upgrded soft switching technique- zero current trnsition (ZCT), which gives better turn off chrcteristics
More informationAn Analog Baseband Approach for Designing Full-Duplex Radios
An Anlog Bsend Approch for Designing Full-Duplex Rdios Brett Kufmn, Jorm Lilleerg, nd Behnm Azhng Center for Multimedi Communiction, Rice University, Houston, Texs, USA Centre for Wireless Communictions,
More informationTIME: 1 hour 30 minutes
UNIVERSITY OF AKRON DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING 4400: 34 INTRODUCTION TO COMMUNICATION SYSTEMS - Spring 07 SAMPLE FINAL EXAM TIME: hour 30 minutes INSTRUCTIONS: () Write your nme
More informationExperiment 8 Series DC Motor (II)
Ojectives To control the speed of loded series dc motor y chnging rmture voltge. To control the speed of loded series dc motor y dding resistnce in prllel with the rmture circuit. To control the speed
More informationTwo-layer slotted-waveguide antenna array with broad reflection/gain bandwidth at millimetre-wave frequencies
Two-lyer slotted-wveguide ntenn rry with rod reflection/gin ndwidth t millimetre-wve frequencies S.-S. Oh, J.-W. Lee, M.-S. Song nd Y.-S. Kim Astrct: A 24 24 slotted-wveguide rry ntenn is presented in
More informationPilot Operated Proportional DC Valve Series D*1FB. Pilot Operated Proportional DC Valve Series D*1FB. D*1FBR and D*1FBZ
Ctlogue HY11-35/UK Chrcteristics Series D*1F Ctlogue HY11-35/UK Regenertive nd Hyrid Function Series D*1F he pilot operted proportionl directionl vlves D*1F re ville in 4 sizes: D31F - NG1 (CEO 5) D41F
More informationCVM-B100 CVM-B150. Power analyzers for panel
Power nlyzers CVM-150 Power nlyzers for pnel Description The nd CVM-150 units re pnel mounted three-phse power nlyzers (dimensions: x nd 144x144 mm, respectively). oth offer 4-qudrnt mesurement (consumption
More informationSafety Relay Unit. Main contacts Auxiliary contact Number of input channels Rated voltage Model Category. possible 24 VAC/VDC G9SA-501.
Sfety Rely Unit The Series Offers Complete Line-up of Compct Units. Four kinds of -mm wide Units re ville: A -pole model, -pole model, nd models with poles nd OFF-dely poles, s well s Two-hnd ler. Simple
More informationDokic: A Review on Energy Efficient CMOS Digital Logic
ETASR - Engineering, Technology & Applied Science Reserch ol. 3, o. 6, 013, 55-561 55 A Review on Energy Efficient CMOS Digitl Logic Brnko L. Dokić University of Bnj Luk Fculty of Electricl Engineering
More informationMOS Transistors. Silicon Lattice
rin n Width W chnnel p-type (doped) sustrte MO Trnsistors n Gte Length L O 2 (insultor) ource Conductor (poly) rin rin Gte nmo trnsistor Gte ource pmo trnsistor licon sustrte doped with impurities dding
More informationPower System Stability Enhancement By UPFC Based Power Oscillation Damping Controller
Power System Stility Enhncement By Bsed Power Oscilltion Dmping r. Sntosh Kumr ripthi Associte Professor, Deprtment of Electricl Engineering, B.N. College of Engineering & echnology, Lucnow, Uttr Prdesh,
More informationAnalysis of circuits containing active elements by using modified T - graphs
Anlsis of circuits contining ctive elements using modified T - grphs DALBO BOLEK *) nd EA BOLKOA**) Deprtment of Telecommunictions *) dioelectronics **) Brno Universit of Technolog Purknov 8, 6 Brno CECH
More informationCalculation of Off-Core Inductance in Dual-Circuit Model of Transformer
Clcultion of Off-Core Inductnce in Dul-Circuit Model of Trnsformer As Lotfi NTNU Trondheim, Norwy s.lotfi@ntnu.no Hns Kr. Hoidlen NTNU Trondheim, Norwy hns.hoidlen@ntnu.no Nicol Chies Sttoil Trondheim,
More informationMarkov mode-multiplexing mode in OFDM outphasing transmitters
Crro et l. EURASIP Journl on Wireless Communictions nd Networking 18 18:36 https://doi.org/1.1186/s13638-18-141-5 RESEARCH Open Access Mrkov mode-multiplexing mode in OFDM outphsing trnsmitters Pedro L.
More informationModeling of Conduction and Switching Losses in Three-Phase Asymmetric Multi-Level Cascaded Inverter
Proceedings of the 5th WEA nt. onf. on Power ystems nd Electromgnetic omptibility, orfu, Greece, August 23-25, 2005 (pp176-181) Modeling of onduction nd witching Losses in Three-Phse Asymmetric Multi-Level
More informationNevery electronic device, since all the semiconductor
Proceedings of Interntionl Joint Conference on Neurl Networks, Orlndo, Florid, USA, August 12-17, 2007 A Self-tuning for Rel-time Voltge Regultion Weiming Li, Xio-Hu Yu Abstrct In this reserch, self-tuning
More informationUniversity of Dayton Research Institute Dayton, Ohio, Materials Laboratory Wright Patterson AFB, Ohio,
LEAKY PLATE WAVE INSPECTION OF BIAXIAL COMPOSITES Richrd W. Mrtin University of Dyton Reserch Institute Dyton, Ohio, 45469-0001 Dle E. Chimenti Mterils Lortory Wright Ptterson AFB, Ohio, 45433-6533 INTRODUCTION
More informationRadar Altimeter TRANS / REC ( RADAR) APN-117? Made by STC (UK) in 1966
dr ltimeter / ( ) 5826 99 954 2879 117? de by () in 1966 everse engineered 1 july 2014 ht is it his rdr trnsmitter/receiver is distnce meter or ltimeter, bsed on the principle. I don't hve n instrument
More informationProducts no longer available
echnicl dt sheet otry ctutor F2-P(-O) ultifunctionl rotry ctutor with emergency control for 2 nd 3 wy control bll vlve orque Nm Nominl voltge C/DC 2 V Control: odulting DC... V or vrible Position feedbck
More informationSystem-Wide Harmonic Mitigation in a Diesel Electric Ship by Model Predictive Control
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS System-Wide Hrmonic Mitigtion in Diesel Electric Ship by Model Predictive Control Espen Skjong, Jon Are Suul, Member, IEEE, Atle Rygg, Tor Arne Johnsen, Senior
More information10.4 AREAS AND LENGTHS IN POLAR COORDINATES
65 CHAPTER PARAMETRIC EQUATINS AND PLAR CRDINATES.4 AREAS AND LENGTHS IN PLAR CRDINATES In this section we develop the formul for the re of region whose oundry is given y polr eqution. We need to use the
More informationEE Controls Lab #2: Implementing State-Transition Logic on a PLC
Objective: EE 44 - Controls Lb #2: Implementing Stte-rnsition Logic on PLC ssuming tht speed is not of essence, PLC's cn be used to implement stte trnsition logic. he dvntge of using PLC over using hrdwre
More informationMath Circles Finite Automata Question Sheet 3 (Solutions)
Mth Circles Finite Automt Question Sheet 3 (Solutions) Nickols Rollick nrollick@uwterloo.c Novemer 2, 28 Note: These solutions my give you the nswers to ll the prolems, ut they usully won t tell you how
More informationThree-Phase NPC Inverter Using Three-Phase Coupled Inductor
ThreePhse NPC Inverter Using ThreePhse Coupled Inductor Romeu Husmnn 1, Rodrigo d Silv 2 nd Ivo Brbi 2 1 Deprtment of Electricl nd Telecommuniction Engineering, University of Blumenu FURB Blumenu SC Brzil,
More informationStudent Book SERIES. Patterns and Algebra. Name
E Student Book 3 + 7 5 + 5 Nme Contents Series E Topic Ptterns nd functions (pp. ) identifying nd creting ptterns skip counting completing nd descriing ptterns predicting repeting ptterns predicting growing
More information