High Speed OnChip Interconnects: Trade offs in Passive Termination


 Emma Curtis
 3 years ago
 Views:
Transcription
1 High Speed OnChip Interconnects: Trde offs in Pssive Termintion Rj Prihr University of Rochester, NY, USA Abstrct In this pper, severl pssive termintion schemes for high speed onchip seril interconnect nd trde offs ssocited with them re presented. Signl declension due to reflections in high speed trnsmission lines (TL) cn be minimized by introducing dequte termintion circuit. Primry trde off involved in terminted TL is with the optimiztion of bndwidth power consumption. Secondry trdes off i.e. re bndwidth, noise mrgin power consumption re lso discussed in brief. Few guidelines re proposed which re useful in chieving contentious objectives i.e. low ltency, high bndwidth, nd low power consumption in onchip high speed communiction. Bsis of qulittive nd quntittive nlysis presented here is the stteofthert literture of recent reserch. In most of the cses, it is ssumed tht reflections occur minly due to mismtching t receiver end nd proper termintion is provided t trnsmitter end. Keywords: Trnsmission Line, Pssive Termintion, OnChip Interconnects, High Speed links. 1. Introduction Due to vrious dvntges of seril links over prllel buses they re preferred in high speed onchip communiction. Few other obvious dvntges re lesser re on chip, lest crosstlk noise, nd reduced design complexity [1]. However, onchip interconnect dely doesn t scle down very well s compre to gte delys with reduced feture size. This is one of the biggest bottleneck in designing low ltency onchip interconnects. The mgnitude of problem is enormous nd often it is termed s interconnect wll problem [3]. In order to overcome on the interconnect problem designers re forced to devise high speed signling medium for onchip ppliction. Few potentil solutions of high speed link re opticl link, wveguides, ft wires etc. These solutions fll into two ctegories some re esy to implement but not fst enough, while others re quite fst but integrtion is not esy. On contrry to this, trnsmission lines cn be esily implemented s onchip thick trces similr to ft RC wires. One of the disdvntges of seril communiction is tht serilized dt increses the switching ctivity. This incresed switching ctivity on signl line results into incresed power consumption. Keeping this in mind, the interconnect wll problem lso forces designer to cre bout power consumption in ddition to low ltency nd high bndwidth. Due to the fct tht RC wires re not fst enough s compre to gtes for sme technology node so they re on the verge of becoming obsolete. Trnsmission lines on the other hnd inherently fst due to the fct tht signl trvels s wve re one of the most promising lterntive for fst onchip ppliction s long s other fst wy of communiction i.e. opticl wveguides re not economicl. If we reinforce the lossless condition the trnsmission lines, s oppose to simple wires, cn operte t much higher speed virtully close to speed of light. However, trnsmission lines hve their own shortcomings i.e. reflections from lod on mismtch, ttenution during propgtion. Focus of this survey pper is to study the vrious undesired effects which degrde the performnce of trnsmission line. Section 2 is n overview of onchip interconnects modeling. Section 3 presents brief description of trnsmission line theory nd metrics of trnsmission line. In section 4, vrious onchip termintion schemes re discussed with their dvntges nd disdvntges. These bsic schemes re the core of the most of the stteofrt work in designing high speed onchip links using trnsmission lines. Qulittive nlysis nd reltionships of vrious prmeters re presented in section 5. Section 6 concludes the study nd serves s rough highlevel guideline for designing the high speed systems. Observtions nd findings re bsed on most recent reserch work.
2 2. OnChip Interconnects: Modeling Mjor problem with prllel bus rise due to clock skew nd crosstlk noise. This mndtes designers to look for seril interconnects for high speed pplictions. This section focuses on vrious models of interconnects rnging from the simplest nd lest ccurte to most complex nd most ccurte. Most of the models discussed here re in distributed in nture s oppose to lumped models where the whole interconnect is represented using one single component. Simplest seril onchip interconnects cn be thought of distributed RC network, shown in fig 1 below. This modeling is more ccurte thn lumped component modeling where distributed cpcitnce nd resistnces re modeled with just single resistnce nd one cpcitnce. R wire C wire Fig. 1 Distributed RC wire model Although Lump RC model is esy to comprehend but it is lest ccurte nd fr from the rel behvior of todys interconnects. This is the reson precisely tht lumped RC model hven t been considered in this study t the first plce. Distributed RC model is most ccurte for low frequency thus low speed ppliction. The threshold of low nd high is decided by the overll wire impednce. It lies t the point where the overll impednce is dominted by wire resistnce insted of wire inductnce. In RC wire, electricl signl propgtion is somewht similr to diffusion phenomen. Time response of RC model is similr to cscded RC first order system. Dely nd rise time re proportionl to the squre of the length of the wire. One obvious observtion is tht s feture size shrinks, globl wires don t tend to scle down, the propgtion dely nd rise time both degrde rpidly. This degrdtion in dely, proportionl to squre of length, poses serious chllenges on chieving low ltency with high bndwidth [7]. A simple solution to enhnce the performnce of RC wires is to insert the repeters. Repeters re kind of signl booster inserted, in pipelined mnner, t regulr intervls s shown below in fig 2. d Repeter C wire d R wire Fig. 2 Repeted RC wire with regulr repeters Insertion of repeters solves problem to some extent. It breks down big RC problem into n smll RC problems. Dely now becomes proportionl to length of wire which ws originlly proportionl to squre of length [7]. However, this performnce gin comes t the cost of incresed diere repeters re some sort of logic blocks nd higher power consumption. In some cses, the incresed re nd power is beyond the cceptble limits so this implementtion my not be prgmtic in those cses. As the frequency of opertion increses RC wire models re no more ccurte. The reson is tht wire impednce is dominted by overll inductnce (ωl>>r) rther thn resistnce. This region of opertion is referred LC region. In LC region wire behves like trnsmission line rther thn RC wire. As oppose to RC wires, in trnsmission line propgtion of signl hppens very similr to electromgnetic wve propgtion. This propgtion is much fster inherently lmost close to the speed of light s compre to RC wire signl propgtion. Need of repeters is lso eliminted when interconnects re modeled s trnsmission line. A lossless trnsmission line cn be modeled s distributed LC network without ny resistive component, shown in fig 3. Inherently fst trnsmission lines suffer from their own problems i.e. reflections due to mismtching, dispersion due to line resistnce in nonidel cses. L Fig. 3 Lossless LC trnsmission line In the following subsequent sections we would look more closely into trnsmission line model nd try to C
3 understnd the trde offs involved into implementtion of trnsmission lines. As energy trvels in TL towrds the lod it is dispersed rther thn dissipted s it does in RC wire. Per unit length dely (D) of lossless line is given by following expression. D = plc w ` 1 Onchip trnsmission lines re implemented either using metllic micro strips or coplner trces. These trces hve their own sheet resistnce thus trnsmission lines re not completely lossless. A more ccurte model s oppose to fig. 3 is shown below with series resistnce. R Fig. 4 Lossy RLC trnsmission line Another more ccurte model RLGC model includes prllel conductnce pth from line to ground fter every series R nd L. Although RLC model is not most ccurte even then Telegrphers equtions for the nlysis of trnsmission line still hold vlid. This dispersion cused by series resistnce my result into Inter Symbol Interference (ISI) for high speed communiction. One of the solutions to llevite the ISI nd del with dispersion problem is optimum termintion of trnsmission line. In generl, onchip interconnects re connected to receiver stge without ny termintion s shown in figure below. Fig. 5 OnChip TL without termintion Optimum termintion elimintes the ISI possibility nd llows source to deliver the mximum power to the lod. It lso removes the reflections which re present when chrcteristic impednce of trnsmission line is not mtched with the lod impednce. Another dvntge of optimum termintion is tht it voids the source oscilltion which cn rise due to dditive nture of reflective wve from fr end. L C Pssive termintion mtches the chrcteristic impednce of trnsmission line to the input impednce of receiver stge. Introduction of lossy pssive components such s resistnce (R) nd conductnce (G) increses the bndwidth tremendously. However, the introduction of such components increses the power dissiption s well. One wy to counter the effect is to operte the signl line t lowered voltge swing thus minimize the power consumption. Also terminted line exhibits low rise time which helps in chieving the high bit rte [1]. Improved ISI nd low power consumption comes t the cost of sophisticted complex receiver design more specificlly sense mplifier t the receiver end becuse the output voltge swing is now smller compred to opencircuit trnsmission line cse. A clssicl chllenge in designing of trnsmission line bsed onchip interconnect is minimize the power consumption while mintining the low ltency nd high throughput. Next severl sections would discuss the vrious termintion schemes using pssive components nd their pros nd cons. 3. Metrics of Trnsmission Line This section is brief overview of vrious mtrices nd chrcteristics of trnsmission line before. Content of this section is simple enough nd detiled prtil wve equtions for trnsmission line nd their solutions re voided Chrcteristic Impednce Chrcteristic Impednce (Z o ) of trnsmission line is defined s the rtio of voltge (V + ) nd current wve (I + ) propgting in forwrd direction from source to lod [6]. Z o = V + w f R + jωl = s f G + jωc I + ` 2 Eqution (1) is vlid for RLGC trnsmission line. Where R, L, G, C re resistnce, inductnce, conductnce nd cpcitnce per unitlength of trnsmission line. This cn be esily modified for RLC model by substituting G = 0. For lossless trnsmission line (R = G = 0) expression (2) reduces to expression (3) s below [3].
4 Z o = w s f L C ` 3 ` V z =V + ` o z e γz + ` o z e γz 5 ` 3.2. Voltge Stnding Wve Rtio The voltge component of stnding wve in uniform trnsmission line consists of the forwrd wve (with mplitude V + ) superimposed on the reflected wve (with mplitude V  ). Reflections occur s result of discontinuities, such s n imperfection due to impednce mismtching either t the lod or long the line. VSWR is defined s following. VSWR = V ` z mx f 1 + Γ ` = f ` 4 V z min Γ Figure below depicts propgtion of EM wve in mismtched TL. Yellow vectors re ctul signl while EM wve propgtes from source to lod. Cyn vectors re mplitude of reflected wve which is due to mismtching t lod end. First term in expression (5) is wve propgting in forwrd direction wheres second term denotes wve propgting in bckwrd direction. γ is propgtion constnt which cn be expressed s following. b cb wc γ=α+jβ = r R + jωl G + jωc ` 6 α is ttenution constnt which is n indiction of deteriortion of voltge cross the line. Attenution constnt is function of frequency nd increses with the frequency. 4. High Speed TL Termintion Schemes In this section, vrious remedies of reflection problem re described. In generl ny interconnect opertes either in RC region (low frequency mode) or LC region (high frequency mode). Effective impednce in either of the region is dominted either by resistnce or by inductnce. Qulittive plot below depicts the two regions. Fig. 7 LC nd RC region: OnChip Interconnect Fig. 6 VSWR nd reflections in mismtched TL Voltge t ny point in the TL is resultnt of two vectors forwrd nd reflected which is depicted by green curve Reflection nd Attenution In RLGC model voltge nd current t ny point in trnsmission line re the solution of fmous telegrpher s prtil differentil equtions. Generl solution of telegrpher s eqution cn be expressed s below. In RC region, the overll impednce is lmost constnt becuse the frequency dependent component is still smll. As the frequency increses, frequency dependent component grows in mgnitude nd overll impednce is dominted by inductnce. Vrying nture of impednce increses the reflection which is due to mismtch of impednces. In opencircuit TL reflection losses due to this mismtch re quite high nd t some point the whole signl is reflected bck. This requires some sort of termintion before the receiver stge. Once line impednce is dominted by inductnce we need to tret the ordinry wires s trnsmission lines. Reflections which occur from discontinuity mke
5 line noisy nd my lso led to source oscilltion. Fr end nd ner end voltge wveform re no more sme s input signl rther it is superimposed wveform of forwrd nd bckwrd voltge wveform. In open circuited trnsmission line the ner nd fr end voltges t stedy sttes re given by following expressions. It is ssumed tht trnsmission line is properly mtched t ner end. V ner =V fr =V dd ` 7 Expression (7) is vlid for low frequency of opertion. At high frequency due to the reflections the fr end stedy stte voltge reches to zero. Due to this, ordinry unterminted wires cn t be used for high speed communiction. For optimlly terminted TL the equivlent expressions for ner nd fr end voltges re s following. V ner = V dd f ; V 2 fr =V ner αl ` 8 It is ssumed tht trnsmission line is properly terminted t trnsmitter end. This is typiclly the cse in generl becuse the intention is to dmp the second nd subsequent reflections. In rest of the section we present some simple techniques to reduce the reflections. suffers from few drwbcks. After introduction of shunt resistnce there is pth between signl line nd ground which lwys dissiptes the power. Another concern is tht due to voltge divider the voltge swing t the output is smller thn wht it ws in opencircuit cse. This sounds like drwbck in some sense but it is not. First, typicl voltge drop required eye opening voltge cn be chieved with the right choice of termintion. Second, stteofrt sense mplifier cn esily detect the low swing signl with typicl vlue is 200 mv pektopek. The dvntge of reduced swing is tht the power consumption is lso low. Trde off for low power is reduced noise mrgin which would require sophisticted trnsceiver design. Another concern is tht due to process vrition the vlue of onchip resistnce my chnge nd which my led to mismtch. The good news is tht exct vlue of resistnce relly doesn t mtter. Only constrint in choosing the resistnce vlue is tht it should be more thn optiml vlue Distributed Shunt Resistnce This technique is proposed by reserch group t University of Cliforni, Sn Diego. The ide is to introduce the dditionl conductnce pths to compenste for the ttenution due to series resistnces [3]. They cll it Surfliner rchitecture due the reson tht it looks similr to rilwy trck. The nme of rilwy trck from Sn Diego to Sn Luis Obispo is Surfliner Shunt Resistnce The simplest wy to eliminte the reflections is to mtch the line impednce by plcing prllel termintion t receiver side. Reflection coefficient is zero t the fr end fter perfect termintion. However, it is not lwys expected to terminte the line with the impednce exctly sme s chrcteristic impednce. Fig. 9 Surfliner rchitecture for high speed TL Lekge conductnce per unitlength G is chosen in such wy so tht it stisfies the condition of distortion less trnsmission. Following expression is for distortion less trnsmission line. G = RC L f ` 9 Fig. 8 Prllel termintion using resistnce This technique increses the bndwidth by reducing the reflections nd rise time. However, t sme time it According to uthors, Simultion results show tht using 65nm technology, the proposed scheme cn chieve 15Gbits/s bndwidth over 20mm onchip seril link without ny equliztion. Also they clim
6 tht this pproch offers 6x improvement in dely nd 85% reduction in power consumption over conventionl RC wire with repeted buffers. conductnce nd put termintion resistor in the receiver end. This is proposed by sme group who proposed Surfliner rchitecture Series Resistnce Series termintion hs become very common in tody s highspeed designs especilly in multireceiver systems. It hs the two desirble ttributes of termintion schemes single component nd no DC current drw t ll. The series termintion resistor is plced t the front end s oppose to prllel termintion t the fr end [5]. Fig. 12 Distributed conductnce with shunt R According to uthors, this technique hs 15x improved jitter compre to nked TL. 5. Qulittive Anlysis nd Plots 5.1. Anlysis nd Trde offs Fig. 10 Series termintion in high speed TL In this cse the fr end is left opencircuit. Therefore, there is 100% positive reflection from the fr end of the TL. However, the series resistnce dmps the second nd subsequent reflections t ner end nd voids the perturbtion in signl line. This kind of termintion is especilly dvntges when there re multiple receivers nd single trnsceivers Shunt Resistnce with Cpcitor Yet nother vrition of prllel termintion is the ddition of cpcitor in series with the prllel resistnce. The primry dvntge of this is tht the cpcitor blocks DC current t low frequency, so there is no stedystte current flowing through the termintion t the low speed. At first glnce it would pper tht this strtegy otherwise hs ll the dvntges of the prllel termintion strtegy. However, the cost of this, of course, is the dded component. Fig. 11 Prllel RC termintion 4.5. Distributed Conductnce with Shunt R This is essentilly combintion of two techniques mentioned before. The ide is to evenly insert shunt Work reported in this section is qulittive in nture rther thn quntittive. Results re lso derived nlyticlly from simplifiction of complex expressions. Most of the results re vlid for stteofthert systems. Verifiction of the chrcteristics nd results through simultion wsn t possible due to time constrints Eye Opening Voltge nd Bit Rte Eye opening voltge depends very much on the bit rte. For two different trnsmission lines the reltionship is depicted in plot below. Fig. 13 Eye opening voltge for vrious bit rte Eye opening voltge is inversely proportionl to the bit rte. Eye opening voltge reches to 0 for opencircuit TL t pprox 50 Gbps. This is due the fct tht t this speed the reflections re so prominent tht whole incident wve is reflected bck. In contrry to this, terminted TL lthough hs lower eye voltge t low bit rte but it is pretty consistent nd provides high bndwidth. Some study reports tht bout 100mV eyeopening t 100Gbps signling cn be chieved with pssive termintion. Thus resistive termintion is necessry for highspeed signling.
7 Energy/ Bit nd Termintion Impednce One serious concern in using resistive termintion is incresed sttic power dissiption. When resistor is connected between the signl line nd the ground, sttic current flows through the termintor. Figure below shows the energy per bit of 20Gbps signling [2]. Interconnect under test is 5mm long nd the chrcteristic impednce is 100Ω. Fig. 15 Eye opening vs normlized termintion Three different curves re for vrious ttenution constnts. As ttenution increses the eyeopening voltge degrdes [2]. However, the conclusion is tht towrds the right side the curves re flts fter some optiml vlue of termintions. This lso verifies the clim tht exct vlue of impednce doesn t mtter s long s it is more thn optiml vlue. Fig. 14 Energy/ Bit for vrious impednces The key observtion from bove plot is tht s we increse the termintion impednce the energy consumption decreses nd eventully we rech to opencircuit cse. This mens lrge impednce is not right choice becuse it would consume more silicon re nd still the reflections would be present. On the other hnd, if we choose the impednce smll vlue it increses the power consumption. The broken verticl line represents the optimum vlue of termintion impednce which is equl to TL impednce. However, designer my choose vlue grter thn optiml termintion in order to minimize the energy consumption nd yet chieve the benefits of pssive termintion i.e. high bndwidth etc Eye opening nd Normlized Impednce Normlized impednce is the rtio of ny impednce in the system to the chrcteristic impednce of TL. Figure 15 shows the reltionship between mximum eyeopening voltges for vrious ttenution prmeters. The ttenution constnt is the function of normlized termintion impednce. The x xis is the normlized impednce nd the input bit rte is fixed to some specific vlue, 20Gbps in this cse [2] Step Response of Lossy Trnsmission Line The plot below shows the step response of vrious trnsmission lines. Typicl lengths of these TLs re from few mm to tens of mm. Fig. 16 Step response of vrious trnsmission lines Smller TL hs smll rise time thus signl propgtion hppens rpidly. However, longer TL exhibit slow RC response thus they re not dequte for fst switching ppliction Chllenges in Implementtions One of the mjor chllenges in designing the system with trnsmission lines s onchip interconnects is modeling of TL components using current CAD tools [1]. Optimiztion of trnsmission lines with lots of prmeters nd vrious trdes off involved could be dunting thus complexity nd efforts is incresed. To llevite this problem to some extent, designers my prioritize their performnce metrics nd optimize for s per the requirement rther thn optimizing for bsolute performnce.
8 Modeling of lossy trnsmission line involves finding the vlues of inductnces. Inductnce extrction in itself is mjor chllenge to current EDA tools. It involves finding the return pth for current to estimte the loop which is bsis of onchip inductnce estimtion. Current tries to find minimum impednce pth to return in order to complete the loop. The return pth is not simple to figure out becuse it chnges with the frequency s overll impednce chnges. In ddition to this, modeling of skin effects nd other losses re not trivil by ny mens. The serious chllenges re to decide bout the fctors such s cceptble ttenution, reflection nd dispersion. Also deciding the optimum termintion vlue is not trivil becuse lower vlue of termintion resistnce, close to Z o, would increse the power consumption with incresed bndwidth. Incresing the resistnce, pproching towrds opencircuit cse, would require lrger re on chip nd lso result into incresed reflection. Overll, CAD modeling, simultion nd optimiztion of such systems is complex nd chllenging. 6. Conclusion 6.1. Prllel versus Seril Mjor chllenge in prllel buses ws to minimize the noise induced by prllel running wires. Also mjor portion of power is consumed by repeters in prllel bus rchitecture system. Power consumed by ll onchip interconnects could be s high s 30% of the totl chip power consumption [7]. These problems hve been solved by seril interconnects to gret extent. Seril trnsmission line uses significntly less number of repeters thus mjor portion of power is sved. Another significnt frction of power is sved from the proper termintion of trnsmission lines becuse the optimlly terminted trnsmission lines operte t low voltge with high rise time Pssive Termintion nd Reflections Two mjor chllenges in implementtion of trnsmission line re voiding the reflections nd ttenutions. Reflections re overcome by proper optiml termintion. However, these termintions involve the pssive components like resistnces nd cpcitnces. Implementtion of on chip cpcitor with precision is not gurnteed due to process vrition. Also s cpcitor consumes lot of on chip rel stte it my not be good ide to implement some of these termintion schemes in re constrined designs. Onchip resistnce lso consumes significnt re. In this cse, one needs to gurntee the tolernces of resistnce vlue nd sensitivity of compenstion circuit on resistnce vrition [2] Power sving using Trnsmission Lines Some experimentl results show tht trnsmission lines could esily chieve the dt rte s high s 50 Gbps [6]. It my not be required to run the circuits t this high speed ll the time. In such cses, some more power cn be sved by operting t low frequency by doing voltgefrequency scling or constnt voltge scling. The motivtion behind the ide is to design system for high speed nd either use for high performnce (with incresed power consumption) or low power (with decresed performnce) mode Trnsmission Lines nd Prmeters Plots in section 5 cn be used to design the systems for vrious needs. This section provides design guideline of resistive termintion from the fundmentl prmeters, i.e. bit rte, chrcteristic impednce nd ttenution. Termintion strtegies cn be effective in eliminting, or t lest minimizing, trnsmission line reflections. But no individul strtegy is perfect. Ech one hs trdeoff of some type. It is designers responsibility to come up with optiml solution. 7. References [1] Michel P. Flynn nd Joshu J. Kng, Globl Signling over Lossy Trnsmission Lines, IEEE ICCAD [2] A. Tsuchiy et l, Design Guideline for Resistive Termintion of OnChip HighSpeed Interconnects, in proceeding IEEE Custom Integrted Circuit Conf., [3] H. Chen, R. Shi, C. Cheng, nd D. Hrries, Surfliner: A distortion less electricl signling scheme for speed of light onchip communictions, in Proc. Asi South Pcific Design Automtion Conf., [4] ChunChen Liu et l, Pssive Compenstion for High Performnce InterChip Communiction IEEE ICCD [5] Yulei Zhng et l, OnChip Bus Signling Using Pssive Compenstion, IEEE EPEP [6] H. Zhu et l, Approching Speedoflight Distortion less Communiction for Onchip Interconnect, ASP DAC [7] R. Ho, K. Mi nd M. A. Horowitz, The future of wires, Proceedings of the IEEE, April 2001.
Experiment 3: NonIdeal Operational Amplifiers
Experiment 3: NonIdel Opertionl Amplifiers Fll 2009 Equivlent Circuits The bsic ssumptions for n idel opertionl mplifier re n infinite differentil gin ( d ), n infinite input resistnce (R i ), zero output
More informationExperiment 3: NonIdeal Operational Amplifiers
Experiment 3: NonIdel Opertionl Amplifiers 9/11/06 Equivlent Circuits The bsic ssumptions for n idel opertionl mplifier re n infinite differentil gin ( d ), n infinite input resistnce (R i ), zero output
More information5 I. T cu2. T use in modem computing systems, it is desirable to. A Comparison of HalfBridge Resonant Converter Topologies
74 EEE TRANSACTONS ON POER ELECTRONCS, VOL. 3, NO. 2, APRL 988 A Comprison of HlfBridge Resonnt Converter Topologies AbstrctThe hlfbridge seriesresonnt, prllelresonnt, nd combintion seriesprllel
More informationCHAPTER 2 LITERATURE STUDY
CHAPTER LITERATURE STUDY. Introduction Multipliction involves two bsic opertions: the genertion of the prtil products nd their ccumultion. Therefore, there re two possible wys to speed up the multipliction:
More informationUnderstanding Basic Analog Ideal Op Amps
Appliction Report SLAA068A  April 2000 Understnding Bsic Anlog Idel Op Amps Ron Mncini Mixed Signl Products ABSTRACT This ppliction report develops the equtions for the idel opertionl mplifier (op mp).
More informationCHAPTER 3 AMPLIFIER DESIGN TECHNIQUES
CHAPTER 3 AMPLIFIER DEIGN TECHNIQUE 3.0 Introduction olidstte microwve mplifiers ply n importnt role in communiction where it hs different pplictions, including low noise, high gin, nd high power mplifiers.
More information(CATALYST GROUP) B"sic Electric"l Engineering
(CATALYST GROUP) B"sic Electric"l Engineering 1. Kirchhoff s current l"w st"tes th"t (") net current flow "t the junction is positive (b) Hebr"ic sum of the currents meeting "t the junction is zero (c)
More informationEET 438a Automatic Control Systems Technology Laboratory 5 Control of a Separately Excited DC Machine
EE 438 Automtic Control Systems echnology bortory 5 Control of Seprtely Excited DC Mchine Objective: Apply proportionl controller to n electromechnicl system nd observe the effects tht feedbck control
More informationExercise 11. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION
Exercise 11 The Sine Wve EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the notion of sine wve nd how it cn be expressed s phsor rotting round the center of circle. You
More informationSimulation of Transformer Based ZSource Inverter to Obtain High Voltage Boost Ability
Interntionl Journl of cience, Engineering nd Technology Reserch (IJETR), olume 4, Issue 1, October 15 imultion of Trnsformer Bsed Zource Inverter to Obtin High oltge Boost Ability A.hnmugpriy 1, M.Ishwry
More informationLab 8. Speed Control of a D.C. motor. The Motor Drive
Lb 8. Speed Control of D.C. motor The Motor Drive Motor Speed Control Project 1. Generte PWM wveform 2. Amplify the wveform to drive the motor 3. Mesure motor speed 4. Mesure motor prmeters 5. Control
More informationDesign And Implementation Of Luo Converter For Electric Vehicle Applications
Design And Implementtion Of Luo Converter For Electric Vehicle Applictions A.Mnikndn #1, N.Vdivel #2 ME (Power Electronics nd Drives) Deprtment of Electricl nd Electronics Engineering Sri Shkthi Institute
More informationMixed CMOS PTL Adders
Anis do XXVI Congresso d SBC WCOMPA l I Workshop de Computção e Aplicções 14 20 de julho de 2006 Cmpo Grnde, MS Mixed CMOS PTL Adders Déor Mott, Reginldo d N. Tvres Engenhri em Sistems Digitis Universidde
More informationA Novel Back EMF Zero Crossing Detection of Brushless DC Motor Based on PWM
A ovel Bck EMF Zero Crossing Detection of Brushless DC Motor Bsed on PWM Zhu Bopeng Wei Hifeng School of Electricl nd Informtion, Jingsu niversity of Science nd Technology, Zhenjing 1003 Chin) Abstrct:
More informationSynchronous Machine Parameter Measurement
Synchronous Mchine Prmeter Mesurement 1 Synchronous Mchine Prmeter Mesurement Introduction Wound field synchronous mchines re mostly used for power genertion but lso re well suited for motor pplictions
More informationSection Thyristor converter driven DC motor drive
Section.3  Thyristor converter driven DC motor drive.3.1 Introduction Controllble ACDC converters using thyristors re perhps the most efficient nd most robust power converters for use in DC motor drives.
More informationLecture 16: Four Quadrant operation of DC Drive (or) TYPE E Four Quadrant chopper Fed Drive: Operation
Lecture 16: Four Qudrnt opertion of DC Drive (or) TYPE E Four Qudrnt chopper Fed Drive: Opertion The rmture current I is either positive or negtive (flow in to or wy from rmture) the rmture voltge is lso
More informationSynchronous Machine Parameter Measurement
Synchronous Mchine Prmeter Mesurement 1 Synchronous Mchine Prmeter Mesurement Introduction Wound field synchronous mchines re mostly used for power genertion but lso re well suited for motor pplictions
More informationElectronic Circuits I  Tutorial 03 Diode Applications I
Electronic Circuits I  Tutoril 03 Diode Applictions I 1 / 9  T & F # Question 1 A diode cn conduct current in two directions with equl ese. F 2 When reversebised, diode idelly ppers s short. F 3 A
More informationStudy on SLT calibration method of 2port waveguide DUT
Interntionl Conference on Advnced Electronic cience nd Technology (AET 206) tudy on LT clibrtion method of 2port wveguide DUT Wenqing Luo, Anyong Hu, Ki Liu nd Xi Chen chool of Electronics nd Informtion
More informationDESIGN OF CONTINUOUS LAG COMPENSATORS
DESIGN OF CONTINUOUS LAG COMPENSATORS J. Pulusová, L. Körösi, M. Dúbrvská Institute of Robotics nd Cybernetics, Slovk University of Technology, Fculty of Electricl Engineering nd Informtion Technology
More informationKirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR):
SPH4UW Kirchhoff s ules Kirchhoff s oltge ule (K): Sum of voltge drops round loop is zero. Kirchhoff s Lws Kirchhoff s Current ule (KC): Current going in equls current coming out. Kirchhoff s ules etween
More information(1) Nonlinear system
Liner vs. nonliner systems in impednce mesurements I INTRODUCTION Electrochemicl Impednce Spectroscopy (EIS) is n interesting tool devoted to the study of liner systems. However, electrochemicl systems
More informationSoft switched DCDC PWM Converters
Soft switched DCDC PWM Converters Mr.M. Prthp Rju (), Dr. A. Jy Lkshmi () Abstrct This pper presents n upgrded soft switching technique zero current trnsition (ZCT), which gives better turn off chrcteristics
More informationThe Discussion of this exercise covers the following points:
Exercise 4 Bttery Chrging Methods EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the different chrging methods nd chrgecontrol techniques commonly used when chrging NiMI
More informationMAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNELSHAPED NODES
MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNELSHAPED NODES Romn V. Tyshchuk Informtion Systems Deprtment, AMI corportion, Donetsk, Ukrine Emil: rt_science@hotmil.com 1 INTRODUCTION During the considertion
More informationSection 2.2 PWM converter driven DC motor drives
Section 2.2 PWM converter driven DC motor drives 2.2.1 Introduction Controlled power supply for electric drives re obtined mostly by converting the mins AC supply. Power electronic converter circuits employing
More informationSynchronous Generator Line Synchronization
Synchronous Genertor Line Synchroniztion 1 Synchronous Genertor Line Synchroniztion Introduction One issue in power genertion is synchronous genertor strting. Typiclly, synchronous genertor is connected
More informationApplication Note. Differential Amplifier
Appliction Note AN367 Differentil Amplifier Author: Dve n Ess Associted Project: Yes Associted Prt Fmily: CY8C9x66, CY8C7x43, CY8C4x3A PSoC Designer ersion: 4. SP3 Abstrct For mny sensing pplictions, desirble
More informationModule 9. DC Machines. Version 2 EE IIT, Kharagpur
Module 9 DC Mchines Version EE IIT, Khrgpur esson 40 osses, Efficiency nd Testing of D.C. Mchines Version EE IIT, Khrgpur Contents 40 osses, efficiency nd testing of D.C. mchines (esson40) 4 40.1 Gols
More informationMultibeam antennas in a broadband wireless access system
Multiem ntenns in rodnd wireless ccess system Ulrik Engström, Mrtin Johnsson, nders Derneryd nd jörn Johnnisson ntenn Reserch Center Ericsson Reserch Ericsson SE4 84 Mölndl Sweden Emil: ulrik.engstrom@ericsson.com,
More informationThreePhase Synchronous Machines The synchronous machine can be used to operate as: 1. Synchronous motors 2. Synchronous generators (Alternator)
ThreePhse Synchronous Mchines The synchronous mchine cn be used to operte s: 1. Synchronous motors 2. Synchronous genertors (Alterntor) Synchronous genertor is lso referred to s lterntor since it genertes
More informationOn Chip High Speed Interconnects: Trade offs in Passive Compensation
On Chip High Speed Interconnects: Trade offs in Passive Compensation Term Project: ECE469 High Speed Integrated Electronics Raj Parihar Problem Statement Scaling and Current Scenario Increasing Chip Complexity
More informationISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.5
21.5 A 1.1GHz ChrgeRecovery Logic Visvesh Sthe, JungYing Chueh, Mrios Ppefthymiou University of Michign, Ann Aror, MI Boost Logic is chrgerecovery circuit fmily cple of operting t GHzclss frequencies
More informationModeling of Conduction and Switching Losses in ThreePhase Asymmetric MultiLevel Cascaded Inverter
Proceedings of the 5th WEA nt. onf. on Power ystems nd Electromgnetic omptibility, orfu, Greece, August 2325, 2005 (pp176181) Modeling of onduction nd witching Losses in ThreePhse Asymmetric MultiLevel
More informationABB STOTZKONTAKT. ABB ibus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC
User Mnul ntelligent nstlltion Systems A B 1 2 3 4 5 6 7 8 30 ma 30 ma n = AC Un = 230 V AC 30 ma 9 10 11 12 C ABB STOTZKONTAKT Appliction Softwre Current Vlue Threshold/1 Contents Pge 1 Device Chrcteristics...
More informationAlternatingCurrent Circuits
chpter 33 AlterntingCurrent Circuits 33.1 AC Sources 33.2 esistors in n AC Circuit 33.3 Inductors in n AC Circuit 33.4 Cpcitors in n AC Circuit 33.5 The LC Series Circuit 33.6 Power in n AC Circuit 33.7
More informationA Simple Approach to Control the Timeconstant of Microwave Integrators
5 VOL., NO.3, MA, A Simple Approch to Control the Timeconstnt of Microwve Integrtors Dhrmendr K. Updhyy* nd Rkesh K. Singh NSIT, Division of Electronics & Communiction Engineering New Delhi78, In Tel:
More informationDesign and Modeling of Substrate Integrated Waveguide based Antenna to Study the Effect of Different Dielectric Materials
Design nd Modeling of Substrte Integrted Wveguide bsed Antenn to Study the Effect of Different Dielectric Mterils Jgmeet Kour 1, Gurpdm Singh 1, Sndeep Ary 2 1Deprtment of Electronics nd Communiction Engineering,
More informationThe computer simulation of communication for PLC systems
The computer simultion of communiction for PLC systems Jiri Misurec Milos Orgon Dept. of Telecommunictions Fculty of Electricl Engineering nd Communiction Brno University of Technology Purkynov 8 6 00
More informationThreePhase NPC Inverter Using ThreePhase Coupled Inductor
ThreePhse NPC Inverter Using ThreePhse Coupled Inductor Romeu Husmnn 1, Rodrigo d Silv 2 nd Ivo Brbi 2 1 Deprtment of Electricl nd Telecommuniction Engineering, University of Blumenu FURB Blumenu SC Brzil,
More informationMEASURE THE CHARACTERISTIC CURVES RELEVANT TO AN NPN TRANSISTOR
Electricity Electronics Bipolr Trnsistors MEASURE THE HARATERISTI URVES RELEVANT TO AN NPN TRANSISTOR Mesure the input chrcteristic, i.e. the bse current IB s function of the bse emitter voltge UBE. Mesure
More informationDirect AC Generation from Solar Cell Arrays
Missouri University of Science nd Technology Scholrs' Mine UMRMEC Conference 1975 Direct AC Genertion from Solr Cell Arrys Fernndo L. Alvrdo Follow this nd dditionl works t: http://scholrsmine.mst.edu/umrmec
More informationExponentialHyperbolic Model for Actual Operating Conditions of Three Phase Arc Furnaces
Americn Journl of Applied Sciences 6 (8): 15391547, 2009 ISSN 15469239 2009 Science Publictions ExponentilHyperbolic Model for Actul Operting Conditions of Three Phse Arc Furnces 1 Mhdi Bnejd, 2 RhmtAllh
More informationEnergy Harvesting TwoWay Channels With Decoding and Processing Costs
IEEE TRANSACTIONS ON GREEN COMMUNICATIONS AND NETWORKING, VOL., NO., MARCH 07 3 Energy Hrvesting TwoWy Chnnels With Decoding nd Processing Costs Ahmed Arf, Student Member, IEEE, Abdulrhmn Bknin, Student
More informationFuzzy Logic Controller for Three Phase PWM ACDC Converter
Journl of Electrotechnology, Electricl Engineering nd Mngement (2017) Vol. 1, Number 1 Clusius Scientific Press, Cnd Fuzzy Logic Controller for Three Phse PWM ACDC Converter Min Muhmmd Kml1,, Husn Ali2,b
More informationMETHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN. Inventor: Brian L. Baskin
METHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN Inventor: Brin L. Bskin 1 ABSTRACT The present invention encompsses method of loction comprising: using plurlity of signl trnsceivers to receive one or
More informationExperiment 3: The research of Thevenin theorem
Experiment 3: The reserch of Thevenin theorem 1. Purpose ) Vlidte Thevenin theorem; ) Mster the methods to mesure the equivlent prmeters of liner twoterminl ctive. c) Study the conditions of the mximum
More informationPassive and Active Hybrid Integrated EMI Filters
Pssive nd Active Hybrid Integrted EMI Filters J. Biel, A. Wirthmueller, R. Wespe, M.. Heldwein, J. W. Kolr Power Electronic Systems bortory Swiss Federl Institute of Technology Zurich, Switzerlnd Emil:
More informationExample. Check that the Jacobian of the transformation to spherical coordinates is
lss, given on Feb 3, 2, for Mth 3, Winter 2 Recll tht the fctor which ppers in chnge of vrible formul when integrting is the Jcobin, which is the determinnt of mtrix of first order prtil derivtives. Exmple.
More informationNevery electronic device, since all the semiconductor
Proceedings of Interntionl Joint Conference on Neurl Networks, Orlndo, Florid, USA, August 1217, 2007 A Selftuning for Reltime Voltge Regultion Weiming Li, XioHu Yu Abstrct In this reserch, selftuning
More informationSubstrate Integrated Evanescent Filters Employing Coaxial Stubs
Downloded from orbit.dtu.dk on: Jul 21, 2018 Substrte Integrted Evnescent Filters Employing Coxil Stubs Zhurbenko, Vitliy Published in: Progress in Electromgnetics Reserch C Publiction dte: 2015 Document
More informationA Development of EarthingResistanceEstimation Instrument
A Development of ErthingResistnceEstimtion Instrument HITOSHI KIJIMA Abstrct:  Whenever erth construction work is done, the implnted number nd depth of electrodes hve to be estimted in order to obtin
More informationSequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12
9//2 Sequentil (2) ENGG5 st Semester, 22 Dr. Hden So Deprtment of Electricl nd Electronic Engineering http://www.eee.hku.hk/~engg5 Snchronous vs Asnchronous Sequentil Circuit This Course snchronous Sequentil
More informationRobustness Analysis of Pulse Width Modulation Control of Motor Speed
Proceedings of the World Congress on Engineering nd Computer Science 2007 WCECS 2007, October 2426, 2007, Sn Frncisco, USA obustness Anlysis of Pulse Width Modultion Control of Motor Speed Wei Zhn Abstrct
More informationTo provide data transmission in indoor
Hittite Journl of Science nd Engineering, 2018, 5 (1) 2529 ISSN NUMBER: 21484171 DOI: 10.17350/HJSE19030000074 A New Demodultor For Inverse Pulse Position Modultion Technique Mehmet Sönmez Osmniye Korkut
More informationEngineertoEngineer Note
EngineertoEngineer Note EE297 Technicl notes on using Anlog Devices DSPs, processors nd development tools Visit our Web resources http://www.nlog.com/eenotes nd http://www.nlog.com/processors or emil
More informationInterference Cancellation Method without Feedback Amount for Three Users Interference Channel
Open Access Librry Journl 07, Volume, e57 ISSN Online: 97 ISSN Print: 9705 Interference Cncelltion Method without Feedbc Amount for Three Users Interference Chnnel Xini Tin, otin Zhng, Wenie Ji School
More informationUniversity of North CarolinaCharlotte Department of Electrical and Computer Engineering ECGR 4143/5195 Electrical Machinery Fall 2009
Problem 1: Using DC Mchine University o North CrolinChrlotte Deprtment o Electricl nd Computer Engineering ECGR 4143/5195 Electricl Mchinery Fll 2009 Problem Set 4 Due: Thursdy October 8 Suggested Reding:
More informationAlgorithms for Memory Hierarchies Lecture 14
Algorithms for emory Hierrchies Lecture 4 Lecturer: Nodri Sitchinv Scribe: ichel Hmnn Prllelism nd Cche Obliviousness The combintion of prllelism nd cche obliviousness is n ongoing topic of reserch, in
More informationEliminating NonDeterminism During Test of HighSpeed Source Synchronous Differential Buses
Eliminting NonDeterminism During of HighSpeed Source Synchronous Differentil Buses Abstrct The tspeed functionl testing of deep submicron devices equipped with highspeed I/O ports nd the synchronous
More informationInformationCoupled Turbo Codes for LTE Systems
InformtionCoupled Turbo Codes for LTE Systems Lei Yng, Yixun Xie, Xiowei Wu, Jinhong Yun, Xingqing Cheng nd Lei Wn rxiv:709.06774v [cs.it] 20 Sep 207 Abstrct We propose new clss of informtioncoupled
More information& Y Connected resistors, Light emitting diode.
& Y Connected resistors, Light emitting diode. Experiment # 02 Ojectives: To get some hndson experience with the physicl instruments. To investigte the equivlent resistors, nd Y connected resistors, nd
More informationLecture 20. Intro to line integrals. Dan Nichols MATH 233, Spring 2018 University of Massachusetts.
Lecture 2 Intro to line integrls Dn Nichols nichols@mth.umss.edu MATH 233, Spring 218 University of Msschusetts April 12, 218 (2) onservtive vector fields We wnt to determine if F P (x, y), Q(x, y) is
More informationTYPE N AND ON CARRIER REPEATERSREPEATERED NIA HIGHLOW TRANSISTORIZED REPEATER CONTENTS PAGE 1. GENERAL This section describes the physical and
BELL SYSTEM PRACTCES Plnt Series SECTON 3624 1 2 1 ssue 2, December 1969 AT&TCo Stndrd TYPE N AND ON CARRER REPEATERSREPEATERED HGHFREQUENCY LNE DESCRPTONTYPE NA HGHLOW TRANSSTORZED REPEATER CONTENTS
More informationPerformance Comparison of Sliding Mode Control and Conventional PI Controller for Speed Control of Separately Excited Direct Current Motors
Journl of Science nd Technology Vol. 13, No. 2 Engineering nd Computer Sciences (ECS) Performnce Comprison of Sliding Mode Control nd Conventionl PI Controller for Speed Control of Seprtely Excited Direct
More informationCompared to generators DC MOTORS. Back e.m.f. Back e.m.f. Example. Example. The construction of a d.c. motor is the same as a d.c. generator.
Compred to genertors DC MOTORS Prepred by Engr. JP Timol Reference: Electricl nd Electronic Principles nd Technology The construction of d.c. motor is the sme s d.c. genertor. the generted e.m.f. is less
More informationInvestigation of Ground Frequency Characteristics
Journl of Electromgnetic Anlysis nd Applictions, 03, 5, 337 http://dx.doi.org/0.436/jem.03.58050 Published Online August 03 (http://www.scirp.org/journl/jem) Mohmed Nyel Electricl Engineering Deprtment,
More informationPassive and Active DC Breakers in the Three GorgesChangzhou HVDC Project
Pssive nd Active DC Brekers in the Three GorgesChngzhou HVDC Project Dg Andersson, Dr, nd Anders Henriksson, B.Sc.E.E, ABB, Sweden explined below) re AbstrctA new type of DC breker, bsed on stndrd SF
More informationRedundancy Data Elimination Scheme Based on Stitching Technique in Image Senor Networks
Sensors & Trnsducers 204 by IFSA Publishing, S. L. http://www.sensorsportl.com Redundncy Dt Elimintion Scheme Bsed on Stitching Technique in Imge Senor Networks hunling Tng hongqing Technology nd Business
More informationElectrically Large ZeroPhaseShift Metamaterialbased Grid Array Antenna for UHF NearField RFID Readers
Electriclly Lrge ZeroPhseShift Metmterilbsed Grid Arry Antenn for UHF NerField RFID Reders Jin Shi, Xinming Qing, member IEEE, Zhi Ning Chen, Fellow, IEEE Abstrct A grid rry ntenn using zerophseshift
More informationMath Circles Finite Automata Question Sheet 3 (Solutions)
Mth Circles Finite Automt Question Sheet 3 (Solutions) Nickols Rollick nrollick@uwterloo.c Novemer 2, 28 Note: These solutions my give you the nswers to ll the prolems, ut they usully won t tell you how
More informationExperiment 8 Series DC Motor (II)
Ojectives To control the speed of loded series dc motor y chnging rmture voltge. To control the speed of loded series dc motor y dding resistnce in prllel with the rmture circuit. To control the speed
More informationCSISF: Estimating Wireless Channel State Using CSI Sampling & Fusion
CSISF: Estimting Wireless Chnnel Stte Using CSI Smpling & Fusion Riccrdo Crepldi, Jeongkeun Lee, Rul Etkin, SungJu Lee, Robin Krvets University of Illinois t UrbnChmpign HewlettPckrd Lbortories Emil:{rcrepl,rhk}@illinoisedu,
More informationEngineertoEngineer Note
EngineertoEngineer Note EE236 Technicl notes on using Anlog Devices DSPs, processors nd development tools Contct our technicl support t dsp.support@nlog.com nd t dsptools.support@nlog.com Or visit our
More informationA New Stochastic Inner Product Core Design for Digital FIR Filters
MATEC Web of Conferences, (7) DOI:./ mtecconf/7 CSCC 7 A New Stochstic Inner Product Core Design for Digitl FIR Filters Ming Ming Wong,, M. L. Dennis Wong, Cishen Zhng, nd Ismt Hijzin Fculty of Engineering,
More information2005 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media,
005 IEEE. Personl use of this mteril is permitted. Permission from IEEE must be obtined for ll other uses, in ny current or future medi, including reprinting/republishing this mteril for dvertising or
More informationPennsylvania State University. University Park, PA only simple two or three input gates (e.g., AND/NAND,
Highthroughput nd Lowpower DSP Using lockedmos ircuitry Mnjit Borh Robert Michel Owens Deprtment of omputer Science nd Engineering Pennsylvni Stte University University Prk, PA 16802 Mry Jne Irwin Abstrct
More informationTopic 20: Huffman Coding
Topic 0: Huffmn Coding The uthor should gze t Noh, nd... lern, s they did in the Ark, to crowd gret del of mtter into very smll compss. Sydney Smith, dinburgh Review Agend ncoding Compression Huffmn Coding
More informationPostprint. This is the accepted version of a paper presented at IEEE PES General Meeting.
http://www.divportl.org Postprint This is the ccepted version of pper presented t IEEE PES Generl Meeting. Cittion for the originl published pper: Mhmood, F., Hooshyr, H., Vnfretti, L. (217) Sensitivity
More informationEE Controls Lab #2: Implementing StateTransition Logic on a PLC
Objective: EE 44  Controls Lb #2: Implementing Stternsition Logic on PLC ssuming tht speed is not of essence, PLC's cn be used to implement stte trnsition logic. he dvntge of using PLC over using hrdwre
More informationAreaTime Efficient DigitSerialSerial Two s Complement Multiplier
AreTime Efficient DigitSerilSeril Two s Complement Multiplier Essm Elsyed nd Htem M. ElBoghddi Computer Engineering Deprtment, Ciro University, Egypt Astrct  Multipliction is n importnt primitive
More informationWireless Power Transfer for Running EV Powering Using MultiParallel Segmented Rails
Wireless Power Trnsfer for Running EV Powering Using MultiPrllel Segmented Rils Ki Song, Chunbo Zhu School of Electricl Engineering nd Automtion Hrbin Institute of Technology Hrbin, Chin kisong@hit.edu.cn
More informationSolutions to exercise 1 in ETS052 Computer Communication
Solutions to exercise in TS52 Computer Communiction 23 Septemer, 23 If it occupies millisecond = 3 seconds, then second is occupied y 3 = 3 its = kps. kps If it occupies 2 microseconds = 2 6 seconds, then
More informationQuantum limited noise figure operation of high gain erbium doped fiber amplifiers
Downloded from orbit.dtu.dk on: Dec 17, 2017 Quntum limited noise figure opertion of high gin erbium doped fiber mplifiers Lumholt, Ole; Povlsen, Jørn Hedegrd; Schüsler, Kim; Bjrklev, Anders Overgrd; DhlPetersen,
More informationHomework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week
Announcements Homework #1 due Mondy t 6pm White drop ox in Student Lounge on the second floor of Cory Tuesdy ls cncelled next week Attend your other l slot Books on reserve in Bechtel Hmley, 2 nd nd 3
More informationDiscontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type)
ICs for Cssette, Cssette Deck ANN, ANN Puse Detection s of Rdio Cssette, Cssette Deck Overview The ANN nd the ANN re the puse detection integrted circuits which select the progrm on the cssette tpe. In
More information10.4 AREAS AND LENGTHS IN POLAR COORDINATES
65 CHAPTER PARAMETRIC EQUATINS AND PLAR CRDINATES.4 AREAS AND LENGTHS IN PLAR CRDINATES In this section we develop the formul for the re of region whose oundry is given y polr eqution. We need to use the
More information9.4. ; 65. A family of curves has polar equations. ; 66. The astronomer Giovanni Cassini ( ) studied the family of curves with polar equations
54 CHAPTER 9 PARAMETRIC EQUATINS AND PLAR CRDINATES 49. r, 5. r sin 3, 5 54 Find the points on the given curve where the tngent line is horizontl or verticl. 5. r 3 cos 5. r e 53. r cos 54. r sin 55. Show
More informationALTERNATIVE WAYS TO ENHANCE PERFORMANCE OF BTB HVDC SYSTEMS DURING POWER DISTURBANCES. Pretty Mary Tom 1, Anu Punnen 2.
ALTERNATIVE WAYS TO ENHANCE PERFORMANCE OF BTB HVDC SYSTEMS DURING POWER DISTURBANCES Pretty Mry Tom, Anu Punnen Dept.of Electricl n Electronics Engg. Sint Gits College of Engineering,Pthmuttm,Kerl,Ini
More informationThreshold Logic Computing: MemristiveCMOS Circuits for Fast Fourier Transform and Vedic Multiplication
1 Threshold Logic Computing: MemristiveCMOS Circuits for Fst Fourier Trnsform nd edic Multipliction Alex Pppchen Jmes, Dinesh S. Kumr, nd Arun Ajyn Abstrct Brin inspired circuits cn provide n lterntive
More informationDSPbased PLLcontrolled khz 20 kw highfrequency induction heating system for surface hardening and welding applications
DSPsed PLLcontrolled 5 1 khz 2 kw highfrequency induction heting system for surfce hrdening nd welding pplictions N.S. Byındır, O. K.ukrer nd M. Ykup Astrct: A digitl signl processor (DSP)sed phselocked
More information2N6071A/B Series. Sensitive Gate Triacs. Silicon Bidirectional Thyristors TRIACS 4.0 A RMS, V
Preferred Device Sensitive Gte Trics Silicon Bidirectionl Thyristors Designed primrily for fullwve AC control pplictions, such s light dimmers, motor controls, heting controls nd power supplies; or wherever
More informationTUTORIAL Electric Machine Modeling
TUTORIAL Electric Mchine Modeling October 206 Electric Mchine Modeling One cn crete electric chine odels using the bsic unction blocks in PSIM. In this tutoril, we will illustrte how to crete the odel
More informationDataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1)
The slides contin revisited mterils from: Peter Mrwedel, TU Dortmund Lothr Thiele, ETH Zurich Frnk Vhid, University of liforni, Riverside Dtflow Lnguge Model Drsticlly different wy of looking t computtion:
More informationComparison of High Power NonIsolated Multilevel DCDC Converters for MediumVoltage Battery Storage Applications
Comprison of High Power NonIsolted Multilevel DCDC Converters for MediumVoltge Bttery Storge Applictions M. Stojdinovic nd J. Biel Lbortory for High Power Electronic Systems ETH Zurich, Physikstrsse 3,
More informationNetwork Sharing and its Energy Benefits: a Study of European Mobile Network Operators
Network Shring nd its Energy Benefits: Study of Europen Mobile Network Opertors Mrco Ajmone Mrsn Electronics nd Telecommunictions Dept Politecnico di Torino, nd Institute IMDEA Networks, mrco.jmone@polito.it
More informationOpen Access A Novel Parallel Currentsharing Control Method of Switch Power Supply
Send Orders for Reprints to reprints@enthmscience.e 170 The Open Electricl & Electronic Engineering Journl, 2014, 8, 170177 Open Access A Novel Prllel Currentshring Control Method of Switch Power Supply
More informationDYE SOLUBILITY IN SUPERCRITICAL CARBON DIOXIDE FLUID
THERMAL SCIENCE, Yer 2015, Vol. 19, No. 4, pp. 13111315 1311 DYE SOLUBILITY IN SUPERCRITICAL CARBON DIOXIDE FLUID by Jun YAN, LiJiu ZHENG *, Bing DU, YongFng QIAN, nd Fng YE Lioning Provincil Key Lbortory
More informationLocalization of Latent Image in Heterophase AgBr(I) Tabular Microcrystals
Interntionl ymposium on ilver Hlide Technology Locliztion of Ltent Imge in Heterophse AgBr(I) Tulr Microcrystls Elen V. Prosvirkin, Aigul B. Aishev, Timothy A. Lrichev, Boris A. echkrev Kemerovo tte University,
More information