Decoupling Technique for Reducing Sensitivity of Differential Pairs to Power-Supply-Induced Jitter
|
|
- Rosalind Cameron
- 5 years ago
- Views:
Transcription
1 Decoupling Technique for Reducing Sensitivity of Differential Pairs to Power-Supply-Induced Jitter John McNeill Vladimir Zlatkovic David Bowler Lawrence M. DeVito ANALOG DEVICES
2 Application Presentation Overview Ring Oscillator VCO Problem: Supply influence on VCO frequency Stage delay Bias current Supply noise Coupling mechanisms: Low frequency vs. High Frequency Decoupling Technique Analysis Results Simulated Measured Summary
3 Application Presentation Overview Ring Oscillator VCO Problem: Supply influence on VCO frequency Stage delay Bias current Supply noise Coupling mechanisms: Low frequency vs. High Frequency Decoupling Technique Analysis Results Simulated Measured Summary
4 TDATA TCLK TRANSMIT END Application Serial data transmission clock recovery RECEIVE END CLOCK RECOVERY Vin RCLK RDATA Vin RCLK RDATA
5 PLL Clock Recovery Vin PHASE DETECTOR D Q RDATA RETIMED DATA Vin LOOP FILTER VOLTAGE CONTROLLED OSCILLATOR RCLK RECOVERED CLOCK RCLK RCLK "LATE" RCLK "EAY" VCO output is recovered clock Decision circuit samples Vin at clock transitions Low bit error rate requires low jitter VCO output
6 Ring Oscillator VCO VCO frequency expression: f VCO = Low jitter: Prevent undesired variation in delay t D Random noise (thermal noise) Interference: Power supply coupling 1 2" N " t D NUMBER OF STAGES STAGE DELAY
7 Applications Requiring Low Jitter VCO Microprocessor Clock Synthesis Multiply lower off-chip frequency to higher frequency clock on-chip Jitter reduces timing margin Oversampled data conversion Multiply sample-rate clock for oversampling Jitter produces artifacts in frequency domain Require low jitter clock in mixed signal IC environment
8 Application Presentation Overview Ring Oscillator VCO Problem: Supply influence on VCO frequency Stage delay Bias current Supply noise Coupling mechanisms: Low frequency vs. High Frequency Decoupling Technique Analysis Results Simulated Measured Summary
9 Ring VCO: Delay Stage Examples VCC VDD + VO - + VI - Q2 Q3 + VO - + VI - M2 M3 IEE ISS VB Q1 VB M1 VEE VSS Bipolar CMOS Problem: Differential pair delay influenced by bias current I EE, I SS
10 Delay Dependence on Bias Current SUPPLY + NOISE DELAY STAGE VCC f T Vn + VI - Q2 Q3 IEE Q1 VB VEE Δ Supply voltage (V n ) Δ Bias current I EE Δ Transistor f T Δ Differential pair delay I BIAS
11 Mechanisms of Bias Current Variation Q1 collector: SUPPLY + NOISE PREVIOUS STAGE DELAY STAGE derived from V CC Q1 base, emitter: VCC referenced to V EE Bias device Q1 Vn Q2 Q3 sees all of supply IEE + in variation v n Need to minimize resulting bias VEE VB Q1 current variation i n
12 Bias Current Variation: Low Frequency Bipolar: Base with modulation V CE I C CMOS: Channel length modulation V DS I D Solution: Cascode Increases output impedance Good supply rejection at DC, low frequencies SUPPLY + NOISE DELAY STAGE Vn VCC + VI - VCASC VB VEE Q4 Q1 Q2 Q3 IEE
13 Bias Current Variation: High Frequency Capacitive coupling: SUPPLY + NOISE PREVIOUS STAGE DELAY STAGE Bipolar: C jc, C js VCC CMOS: C gd, C db Vn Q2 Q3 Both see all of supply variation v n VEE Cjc VB IEE + in Q1 Cjs
14 Analysis: High Frequency Supply noise to bias variation transfer function " % ' # sr e C s +1& i n 1 = sc s $ v n Cs Vn re in Cjc VB Q2 Q3 Q1 Cjs r e small signal resistance "looking into" Q1, Q2 emitters i n v n C s = C js + C jc f
15 Process: 5-GHz-f T D.I. f OSC = 155 MHz V CC = 5V v n = 200mV p-p I EE = 100µA Simulated Results: Current i n [µa p-p] 10 Maximum p-p variation: 30µA % of bias I EE! v n FREQUENCY [MHz]
16 Simulated Results: Jitter P-P JITTER (% UNIT INTERVAL) 1 % ORIGINAL WITH DECOUPLING NETWORK 0.1 % 100MHz 1GHz RIPPLE FREQUENCY Figure Exceeds system specification: 1% U.I. jitter
17 Bias Current Variation: High Frequency Not fixed by cascode! SUPPLY + NOISE PREVIOUS STAGE DELAY STAGE Just moves problem to C jc, C js of cascoding device VCC Vn Q2 Q3 IEE + in Full supply noise v n must appear across some capacitance! VEE VCASC VB Cjc Q4 Q1 Cjs
18 Application Presentation Overview Ring Oscillator VCO Problem: Supply influence on VCO frequency Stage delay Bias current Supply noise Coupling mechanisms: Low frequency vs. High Frequency Decoupling Technique Analysis Results Simulated Measured Summary
19 Decoupling Technique Add RC network in series with bias current VCC Provide path for i n around differential pair Same voltage headroom cost as cascode + VI - Q1 Q2 RBP Q3 IEE + in CBP VB VEE
20 Analysis Supply noise v n to bias variation i n transfer function " i n 1 = sc s $ v n # ( )( C s +C BP ) +1 s r e + R BP % ' & Vn CBP in re RBP Cs Improved by factor " r e %" C s % $ ' $ ' # r e + R BP &# C s +C BP & i n v n Can improve with R BP or C BP Allows optimization of headroom, area tradeoff f
21 Application Presentation Overview Ring Oscillator VCO Problem: Supply influence on VCO frequency Stage delay Bias current Supply noise Coupling mechanisms: Low frequency vs. High Frequency Decoupling Technique Analysis Results Simulated Measured Summary
22 R BP = 10 kω C BP = 2pF I EE = 100µA Simulated Results: Current i n [µa p-p] Maximum p-p variation: 1.5µA 10 Improved by 20X v n FREQUENCY [MHz]
23 Simulated Results: Jitter P-P JITTER (% UNIT INTERVAL) 1 % ORIGINAL WITH DECOUPLING NETWORK 0.1 % 100MHz 1GHz RIPPLE FREQUENCY Figure Within system specification: 1% U.I. jitter
24 Measured Results: Test Configuration DATA SOURCE D.U.T. TCLK Vtrig TRIG TDATA RCLK RDATA Vin VERT VCC VEE TEK 11801C Vn Inject supply noise on V EE
25 Measured Results: Example With Decoupling Network σ = 18ps rms Decoupling Network Removed σ = 119ps rms
26 σ [ps rms] Measured Results Decoupling Network Removed With Decoupling Network v n FREQUENCY [MHz] f OSC = 155MHz
27 Application Presentation Overview Ring Oscillator VCO Problem: Supply influence on VCO frequency Stage delay Bias current Supply noise Coupling mechanisms: Low frequency vs. High Frequency Decoupling Technique Analysis Results Simulated Measured Summary
28 Extension: g m -C Quadrature CCO Analogous requirement: Supply immunity of oscillator phase Tewksbury et. al., "A 480MHz variable rate QPSK demodulator ", ISSCC97, pp IEEE
29 Summary Decoupling network reduces sensitivity of differential stage delay to supply variation Need to address both low frequency and high frequency coupling paths RC network improves supply noise immunity of bias current Useful in other mixed signal applications
30 Acknowledgments Analog Devices Graduate Fellowship Evaluation support (Bob Surette) National Science Foundation awards MIP (CAREER) CDA (Instrumentation)
Thinking About Jitter:
Thinking About Jitter: Circuit Structures and Analytic Techniques for Measuring and Understanding Oscillator Stability John A. McNeill Worcester Polytechnic Institute, Worcester, MA http://ece.wpi.edu/~mcneill
More informationSingle-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY 2003 141 Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators Yuping Toh, Member, IEEE, and John A. McNeill,
More informationExperiments #6. Differential Amplifier
Experiments #6 Differential Amplifier 1) Objectives: To understand the DC and AC operation of a differential amplifier. To measure DC voltages and currents in differential amplifier. To obtain measured
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 16: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project descriptions are posted on the website Preliminary
More informationECEN620: Network Theory Broadband Circuit Design Fall 2012
ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 20: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 2 is on Friday Nov. 9 One double-sided 8.5x11
More informationAdvanced Regulating Pulse Width Modulators
Advanced Regulating Pulse Width Modulators FEATURES Complete PWM Power Control Circuitry Uncommitted Outputs for Single-ended or Push-pull Applications Low Standby Current 8mA Typical Interchangeable with
More informationA 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS
A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS Diary R. Sulaiman e-mail: diariy@gmail.com Salahaddin University, Engineering College, Electrical Engineering Department Erbil, Iraq Key
More informationFractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter
J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September
More informationCMOS RFIC Design for Direct Conversion Receivers. Zhaofeng ZHANG Supervisor: Dr. Jack Lau
CMOS RFIC Design for Direct Conversion Receivers Zhaofeng ZHANG Supervisor: Dr. Jack Lau Outline of Presentation Background Introduction Thesis Contributions Design Issues and Solutions A Direct Conversion
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics C5 - Synchronous demodulation» AM and FM demodulation» Coherent demodulation» Tone decoders AY 2015-16 19/03/2016-1
More informationLecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1
Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 LECTURE 160 CDR EXAMPLES INTRODUCTION Objective The objective of this presentation is: 1.) Show two examples of clock and data recovery
More informationA 0.18µm SiGe BiCMOS Receiver and Transmitter Chipset for SONET OC-768 Transmission Systems
A 0.18µm SiGe BiCMOS Receiver and Transmitter Chipset for SONET OC-768 Transmission Systems M. Meghelli 1, A. Rylyakov 1, S. J. Zier 2, M. Sorna 2, D. Friedman 1 1 IBM T. J. Watson Research Center 2 IBM
More informationChapter 12 Opertational Amplifier Circuits
1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.
More informationThe Designer s Guide to Jitter in Ring Oscillators
The Designer s Guide to Jitter in Ring Oscillators The Designer s Guide Book Series Series Editor: Ken Kundert Cadence Design Systems San Jose, CA USA The Designer s Guide to Jitter in Ring Oscillators
More informationSolid State Devices & Circuits. 18. Advanced Techniques
ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular
More information150MHz phase-locked loop
DESCRIPTION The NE568A is a monolithic phase-locked loop (PLL) which operates from Hz to frequencies in excess of 50MHz and features an extended supply voltage range and a lower temperature coefficient
More informationDual-Rate Fibre Channel Repeaters
9-292; Rev ; 7/04 Dual-Rate Fibre Channel Repeaters General Description The are dual-rate (.0625Gbps and 2.25Gbps) fibre channel repeaters. They are optimized for use in fibre channel arbitrated loop applications
More informationClock Recovery and Data Retiming Phase-Locked Loop AD800/AD802*
a FEATURES Standard Products 44. Mbps DS-.4 Mbps STS-. Mbps STS- or STM- Accepts NRZ Data, No Preamble Required Recovered Clock and Retimed Data Outputs Phase-Locked Loop Type Clock Recovery No Crystal
More informationIntegrated Circuit Design for High-Speed Frequency Synthesis
Integrated Circuit Design for High-Speed Frequency Synthesis John Rogers Calvin Plett Foster Dai ARTECH H O US E BOSTON LONDON artechhouse.com Preface XI CHAPTER 1 Introduction 1 1.1 Introduction to Frequency
More informationHigh-speed Serial Interface
High-speed Serial Interface Lect. 9 Noises 1 Block diagram Where are we today? Serializer Tx Driver Channel Rx Equalizer Sampler Deserializer PLL Clock Recovery Tx Rx 2 Sampling in Rx Interface applications
More informationSix LVPECL Outputs, SiGe Clock Fanout Buffer ADCLK946
FEATURES 4.8 GHz operating frequency 75 fs rms broadband random jitter On-chip input terminations 3.3 V power supply APPLICATIONS Low jitter clock distribution Clock and data signal restoration Level translation
More informationMICROELECTRONIC CIRCUIT DESIGN Third Edition
MICROELECTRONIC CIRCUIT DESIGN Third Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 1/25/08 Chapter 1 1.3 1.52 years, 5.06 years 1.5 1.95 years, 6.46 years 1.8 113
More informationLINEAR IC APPLICATIONS
1 B.Tech III Year I Semester (R09) Regular & Supplementary Examinations December/January 2013/14 1 (a) Why is R e in an emitter-coupled differential amplifier replaced by a constant current source? (b)
More informationTwo Selectable Inputs, 8 LVPECL Outputs, SiGe Clock Fanout Buffer ADCLK948
Data Sheet Two Selectable Inputs, 8 LVPECL Outputs, SiGe Clock Fanout Buffer FEATURES 2 selectable differential inputs 4.8 GHz operating frequency 75 fs rms broadband random jitter On-chip input terminations
More informationPhase-locked loop PIN CONFIGURATIONS
NE/SE DESCRIPTION The NE/SE is a versatile, high guaranteed frequency phase-locked loop designed for operation up to 0MHz. As shown in the Block Diagram, the NE/SE consists of a VCO, limiter, phase comparator,
More informationADA485-/ADA485- TABLE OF CONTENTS Features... Applications... Pin Configurations... General Description... Revision History... Specifications... 3 Spe
NC NC NC NC 5 6 7 8 6 NC 4 PD 3 PD FEATURES Ultralow power-down current: 5 na/amplifier maximum Low quiescent current:.4 ma/amplifier High speed 75 MHz, 3 db bandwidth V/μs slew rate 85 ns settling time
More informationConverter IC for Cellular Phone. Mode Digitally-Controlled Buck. A 4 µa-quiescent-current Dual- Applications. Jianhui Zhang Prof.
A 4 µa-quiescent-current Dual- Mode Digitally-Controlled Buck Converter IC for Cellular Phone Applications Jinwen Xiao Angel Peterchev Jianhui Zhang Prof. Seth Sanders Power Electronics Group Dept. of
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationA Fully Integrated CMOS Phase-Locked Loop With 30MHz to 2GHz Locking Range and ±35 ps Jitter
University of Pennsylvania ScholarlyCommons epartmental Papers (ESE) epartment of Electrical & Systems Engineering 7-1-2003 A Fully Integrated CMOS Phase-Locked Loop With 30MHz to 2GHz Locking Range and
More informationCommon mode rejection ratio
Common mode rejection ratio Definition: Common mode rejection ratio represents the ratio of the differential voltage gaina d tothecommonmodevoltagegain,a cm : Common mode rejection ratio Definition: Common
More informationAdvanced Regulating Pulse Width Modulators
Advanced Regulating Pulse Width Modulators FEATURES Complete PWM Power Control Circuitry Uncommitted Outputs for Single-ended or Push-pull Applications Low Standby Current 8mA Typical Interchangeable with
More informationXRT7295AE E3 (34.368Mbps) Integrated line Receiver
E3 (34.368Mbps) Integrated line Receiver FEATURES APPLICATIONS March 2003 Fully Integrated Receive Interface for E3 Signals Integrated Equalization (Optional) and Timing Recovery Loss-of-Signal and Loss-of-Lock
More informationECEN720: High-Speed Links Circuits and Systems Spring 2017
ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 12: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project Preliminary Report #2 due Apr. 20 Expand
More informationLA1837M. Specifications. Monolithic Linear IC Single-Chip AM/FM Tuner IC for Home Stereo Systems. Maximum Ratings at Ta = 25 C
Ordering number : EN8271 LA1837M Monolithic Linear IC Single-Chip AM/FM Tuner IC for Home Stereo Systems Overview The LA1837M is a single-chip AM/FM tuner IC that provides AM and FM IF and multiplex decoding
More informationAmplifier Frequency Response, Feedback, Oscillations; Op-Amp Block Diagram and Gain-Bandwidth Product
Amplifier Frequency Response, Feedback, Oscillations; Op-Amp Block Diagram and Gain-Bandwidth Product Physics116A,12/4/06 Draft Rev. 1, 12/12/06 D. Pellett 2 Negative Feedback and Voltage Amplifier AB
More informationA 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California
A 4 GSample/s 8-bit ADC in 0.35 µm CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California 1 Outline Background Chip Architecture
More informationSPT BIT, 30 MSPS, TTL, A/D CONVERTER
12-BIT, MSPS, TTL, A/D CONVERTER FEATURES Monolithic 12-Bit MSPS Converter 6 db SNR @ 3.58 MHz Input On-Chip Track/Hold Bipolar ±2.0 V Analog Input Low Power (1.1 W Typical) 5 pf Input Capacitance TTL
More informationTwo Selectable Inputs, 12 LVPECL Outputs, SiGe Clock Fanout Buffer ADCLK954
Data Sheet Two Selectable Inputs, 12 LVPECL Outputs, SiGe Clock Fanout Buffer FEATURES 2 selectable differential inputs 4.8 GHz operating frequency 75 fs rms broadband random jitter On-chip input terminations
More informationGigabit Transmit Distortion Testing at UNH
Gigabit Transmit Distortion Testing at UNH Gig TX Distortion The purpose of the Gig TX distortion test is to make sure the DUT does not add so much distortion to the transmitted signal that the link partner's
More informationICS CLOCK MULTIPLIER AND JITTER ATTENUATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS2059-02 Description The ICS2059-02 is a VCXO (Voltage Controlled Crystal Oscillator) based clock multiplier and jitter attenuator designed for system clock distribution applications. This
More informationSimulation technique for noise and timing jitter in phase locked loop
Simulation technique for noise and timing jitter in phase locked loop A.A TELBA, Assistant, EE dept. Fac. of Eng.King Saud University, Atelba@ksu.edu.sa J.M NORA, Associated Professor,University of Bradford,
More informationISSCC 2006 / SESSION 13 / OPTICAL COMMUNICATION / 13.2
13.2 An MLSE Receiver for Electronic-Dispersion Compensation of OC-192 Fiber Links Hyeon-min Bae 1, Jonathan Ashbrook 1, Jinki Park 1, Naresh Shanbhag 2, Andrew Singer 2, Sanjiv Chopra 1 1 Intersymbol
More informationECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique
ECE1352 Term Paper Low Voltage Phase-Locked Loop Design Technique Name: Eric Hu Student Number: 982123400 Date: Nov. 14, 2002 Table of Contents Abstract pg. 04 Chapter 1 Introduction.. pg. 04 Chapter 2
More informationNTE7047 Integrated Circuit TV Color Small Signal Sub System
NTE7047 Integrated Circuit TV Color Small Signal Sub System Features: Vision IF Amplifier with Synchronous Demodulator Automatic Gain Control (AGC) Detector Suitable for Negative Modulation AGC Tuner Automatic
More informationAn Analog Phase-Locked Loop
1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential
More informationMonolithic Linear IC For Home Stereo Single-chip Tuner IC
Ordering number : EN7930A LA1844 LA1844M Monolithic Linear IC For Home Stereo Single-chip Tuner IC Overview The LA1844, LA1844M is designed for use in mini systems and is a single-chip tuner IC that provides
More informationA Clock Generating System for USB 2.0 with a High-PSR Bandgap Reference Generator
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 14, Number 4, 2011, 380 391 A Clock Generating System for USB 2.0 with a High-PSR Bandgap Reference Generator Seok KIM 1, Seung-Taek YOO 1,2,
More informationLow-Jitter, Precision Clock Generator with Two Outputs
19-2456; Rev 0; 11/07 E V A L U A T I O N K I T A V A I L A B L E Low-Jitter, Precision Clock Generator Ethernet Networking Equipment General Description The is a low-jitter precision clock generator optimized
More informationVCO-600A Voltage Controlled Saw Oscillator
Product Data Sheet Not Recommended For New Designs Voltage Controlled Saw Oscillator Features The VCO600A Voltage Controlled SAW Oscillator Output Frequency @ 155 MHz to 1 GHz Low jitter, 3pS rms for 622.080
More informationPROJECT ON MIXED SIGNAL VLSI
PROJECT ON MXED SGNAL VLS Submitted by Vipul Patel TOPC: A GLBERT CELL MXER N CMOS AND BJT TECHNOLOGY 1 A Gilbert Cell Mixer in CMOS and BJT technology Vipul Patel Abstract This paper describes a doubly
More informationBJT Circuits (MCQs of Moderate Complexity)
BJT Circuits (MCQs of Moderate Complexity) 1. The current ib through base of a silicon npn transistor is 1+0.1 cos (1000πt) ma. At 300K, the rπ in the small signal model of the transistor is i b B C r
More informationDual operational amplifier
Dual operational amplifier The BA8, BA8F, and BA8N are monolithic ICs with two operational amplifiers featuring low power consumption and internal phase compensation mounted on a single silicon chip. These
More informationMK LOW PHASE NOISE T1/E1 CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal
DATASHEET LOW PHASE NOISE T1/E1 CLOCK ENERATOR MK1581-01 Description The MK1581-01 provides synchronization and timing control for T1 and E1 based network access or multitrunk telecommunication systems.
More informationIEEE CX4 Quantitative Analysis of Return-Loss
IEEE CX4 Quantitative Analysis of Return-Loss Aaron Buchwald & Howard Baumer Mar 003 Return Loss Issues for IEEE 0G-Base-CX4 Realizable Is the spec realizable with standard packages and I/O structures
More informationPhase interpolation technique based on high-speed SERDES chip CDR Meidong Lin, Zhiping Wen, Lei Chen, Xuewu Li
5th International Conference on Computer Sciences and Automation Engineering (ICCSAE 2015) Phase interpolation technique based on high-speed SERDES chip CDR Meidong Lin, Zhiping Wen, Lei Chen, Xuewu Li
More informationA CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver. Hamid Rategh
A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver Hamid Rategh Center for Integrated Systems Stanford University OUTLINE Motivation Introduction
More informationLow-Power Pipelined ADC Design for Wireless LANs
Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,
More informationDigital PWM IC Control Technology and Issues
Digital PWM IC Control Technology and Issues Prof. Seth R. Sanders (sanders@eecs.berkeley.edu) Angel V. Peterchev Jinwen Xiao Jianhui Zhang EECS Department University of California, Berkeley Digital Control
More informationAN 1651 Analysis and design Of Analog Integrated Circuits. Two Mark Questions & Answers. Prepared By M.P.Flower queen Lecturer,EEE Dept.
AN 1651 Analysis and design Of Analog Integrated Circuits Two Mark Questions & Answers Prepared By M.P.Flower queen Lecturer,EEE Dept. 1.write the poissons equation. UNIT I = charge density = electron
More informationDesign and Implementation of High-Speed CMOS Clock and Data Recovery Circuit for Optical Interconnection Applications. Seong-Jun Song. Dec.
MS Thesis esign and Implementation of High-Speed CMOS Clock and ata Recovery Circuit for Optical Interconnection Applications Seong-Jun Song ec. 20, 2002 oratory, epartment of Electrical Engineering and
More informationLA1845NV. Monolithic Linear IC Single-Chip Home Stereo IC
Ordering number : ENN*7931 LA1845NV Monolithic Linear IC Single-Chip Home Stereo IC The LA1845NV is designed for use in mini systems and is a single-chip tuner IC that provides electronic tuning functions
More informationNonlinear Macromodeling of Amplifiers and Applications to Filter Design.
ECEN 622(ESS) Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant
More informationdc Bias Point Calculations
dc Bias Point Calculations Find all of the node voltages assuming infinite current gains 9V 9V 10kΩ 9V 100kΩ 1kΩ β = 270kΩ 10kΩ β = 1kΩ 1 dc Bias Point Calculations Find all of the node voltages assuming
More informationPackage and Pin Assignment SSOP-6 (0.64mm pitch) OSCIN OSCOUT TXEN 3 VSS 4 TXOUT 5 VSS 6 7 MODIN 8 HiMARK SW DO RES RESB VREFP VSS Symbol
Low Power ASK Transmitter IC HiMARK Technology, Inc. reserves the right to change the product described in this datasheet. All information contained in this datasheet is subject to change without prior
More informationECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers
ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background
More informationEVALUATION KIT AVAILABLE +3.3V, Low-Jitter Crystal to LVPECL Clock Generator QA_C. 125MHz QA QA. 125MHz MAX3679A QB0 QB MHz QB1 QB
19-4858; Rev 0; 8/09 EVALUATION KIT AVAILABLE +3.3V, Low-Jitter Crystal to LVPECL General Description The is a low-jitter precision clock generator with the integration of three LVPECL and one LVCMOS outputs
More informationINTEGRATED CIRCUITS DATA SHEET. TDA8732 NICAM-728 demodulator (NIDEM) Product specification File under Integrated Circuits, IC02
INTEGRATED CIRCUITS DATA SHEET File under Integrated Circuits, IC02 April 1993 FEATURES 5 V supplies for analog and digital circuitry Low cost application Improved noise behaviour Limiting amplifier for
More informationNonlinear Macromodeling of Amplifiers and Applications to Filter Design.
ECEN 622 Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant
More informationAnalog Integrated Circuits. Lecture 4: Differential Amplifiers
Analog Integrated Circuits Lecture 4: Differential Amplifiers ELC 601 Fall 2013 Dr. Ahmed Nader Dr. Mohamed M. Aboudina anader@ieee.org maboudina@gmail.com Department of Electronics and Communications
More informationSpread Spectrum Frequency Timing Generator
Spread Spectrum Frequency Timing Generator Features Maximized EMI suppression using Cypress s Spread Spectrum technology Generates a spread spectrum copy of the provided input Selectable spreading characteristics
More informationLab 4. Transistor as an amplifier, part 2
Lab 4 Transistor as an amplifier, part 2 INTRODUCTION We continue the bi-polar transistor experiments begun in the preceding experiment. In the common emitter amplifier experiment, you will learn techniques
More informationDifferential Amplifier Design
Differential Amplifier Design Design with ideal current source bias. Differential and common mode gain results Add finite output resistance to current source. Replace ideal current source with current
More informationChoosing Loop Bandwidth for PLLs
Choosing Loop Bandwidth for PLLs Timothy Toroni SVA Signal Path Solutions April 2012 1 Phase Noise (dbc/hz) Choosing a PLL/VCO Optimized Loop Bandwidth Starting point for setting the loop bandwidth is
More informationOSC2 Selector Guide appears at end of data sheet. Maxim Integrated Products 1
9-3697; Rev 0; 4/05 3-Pin Silicon Oscillator General Description The is a silicon oscillator intended as a low-cost improvement to ceramic resonators, crystals, and crystal oscillator modules as the clock
More information2.5Gbps, +3.3V Clock and Data Retiming ICs with Vertical Threshold Adjust
19-262; Rev ; 5/1 2.5Gbps, +3.3V Clock and Data Retiming ICs General Description The are compact, low-power clock recovery and data retiming ICs for 2.488Gbps SONET/ SDH applications. The fully integrated
More informationChapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier
Chapter 15 Goals ac-coupled multistage amplifiers including voltage gain, input and output resistances, and small-signal limitations. dc-coupled multistage amplifiers. Darlington configuration and cascode
More information350MHz, Ultra-Low-Noise Op Amps
9-442; Rev ; /95 EVALUATION KIT AVAILABLE 35MHz, Ultra-Low-Noise Op Amps General Description The / op amps combine high-speed performance with ultra-low-noise performance. The is compensated for closed-loop
More informationOn Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital VLSI
ELEN 689 606 Techniques for Layout Synthesis and Simulation in EDA Project Report On Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital
More informationA Low-Jitter Phase-Locked Loop Based on a Charge Pump Using a Current-Bypass Technique
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.3, JUNE, 2014 http://dx.doi.org/10.5573/jsts.2014.14.3.331 A Low-Jitter Phase-Locked Loop Based on a Charge Pump Using a Current-Bypass Technique
More informationLM4702 Audio Power Amplifier Series Stereo High Fidelity 200 Volt Driver with Mute
LM4702 Audio Power Amplifier Series Stereo High Fidelity 200 Volt Driver with Mute General Description The LM4702 is a high fidelity audio power amplifier driver designed for demanding consumer and pro-audio
More informationPURPOSE: NOTE: Be sure to record ALL results in your laboratory notebook.
EE4902 Lab 9 CMOS OP-AMP PURPOSE: The purpose of this lab is to measure the closed-loop performance of an op-amp designed from individual MOSFETs. This op-amp, shown in Fig. 9-1, combines all of the major
More informationMicroelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits
Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational
More informationTOP VIEW MAX9111 MAX9111
19-1815; Rev 1; 3/09 EVALUATION KIT AVAILABLE Low-Jitter, 10-Port LVDS Repeater General Description The low-jitter, 10-port, low-voltage differential signaling (LVDS) repeater is designed for applications
More informationAdvanced Regulating Pulse Width Modulators
Advanced Regulating Pulse Width Modulators FEATURES Complete PWM Power Control Circuitry Uncommitted Outputs for Single-ended or Push-pull Applications Low Standby Current 8mA Typical Interchangeable with
More informationLow Power, Wide Bandwidth Phase Locked Loop Design
Low Power, Wide Bandwidth Phase Locked Loop Design Hariprasath Venkatram and Taehwan Oh Abstract A low power wide bandwidth phase locked loop is presented in the paper. The phase frequency detector, charge
More information10.1: A 4 GSample/s 8b ADC in 0.35-um CMOS
10.1: A 4 GSample/s 8b ADC in 0.35-um CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu*, Andy Burstein**, Mehrdad Heshami*** Agilent Technologies, Palo Alto, CA *Agilent Technologies, Colorado Springs,
More information3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER
3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER FEATURES Dual, fully differential 2:1 PECL/ECL multiplexer Guaranteed AC parameters over temperature/ voltage: > 3GHz f MAX (toggle) < 100ps within
More informationLow-output-impedance BiCMOS voltage buffer
Low-output-impedance BiCMOS voltage buffer Johan Bauwelinck, a) Wei Chen, Dieter Verhulst, Yves Martens, Peter Ossieur, Xing-Zhi Qiu, and Jan Vandewege Ghent University, INTEC/IMEC, Gent, 9000, Belgium
More informationTOP VIEW V CC 1 V CC 6. Maxim Integrated Products 1
19-3486; Rev 1; 11/5 1Gbps Clock and Data Recovery General Description The is a 1Gbps clock and data recovery (CDR) with limiting amplifier IC for XFP optical receivers. The and the MAX3992 (CDR with equalizer)
More informationUNIT - 1 OPERATIONAL AMPLIFIER FUNDAMENTALS
UNIT - 1 OPERATIONAL AMPLIFIER FUNDAMENTALS 1.1 Basic operational amplifier circuit- hte basic circuit of an operational amplifier is as shown in above fig. has a differential amplifier input stage and
More informationDS1090 OUTPUT FREQUENCY RANGE PIN- PACKAGE PART PRESCALER
Rev ; / PART OUTPUT FREQUENCY RANGE PRESCALER * PIN- PACKAGE U-1 MHz to MHz 1 µsop U-2* 2MHz to MHz 2 µsop U-* 1MHz to 2MHz µsop U-* 5kHz to 1MHz µsop U-16 U-32* 25kHz to 5kHz 125kHz to 25kHz 16 µsop 32
More informationMICROELECTRONIC CIRCUIT DESIGN Fifth Edition
MICROELECTRONIC CIRCUIT DESIGN Fifth Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 07/05/15 Chapter 1 1.5 1.52 years, 5.06 years 1.6 1.95 years, 6.52 years 1.9 402
More informationLow-Jitter, Precision Clock Generator with Four Outputs
19-5005; Rev 0; 10/09 EVALUATION KIT AVAILABLE General Description The is a low-jitter, precision clock generator optimized for networking applications. The device integrates a crystal oscillator and a
More informationFour-Channel Sample-and-Hold Amplifier AD684
a FEATURES Four Matched Sample-and-Hold Amplifiers Independent Inputs, Outputs and Control Pins 500 ns Hold Mode Settling 1 s Maximum Acquisition Time to 0.01% Low Droop Rate: 0.01 V/ s Internal Hold Capacitors
More informationDesign of a 3.3-V 1-GHz CMOS Phase Locked Loop with a Two-Stage Self-Feedback Ring Oscillator
Journal of the Korean Physical Society, Vol. 37, No. 6, December 2000, pp. 803 807 Design of a 3.3-V 1-GHz CMOS Phase Locked Loop with a Two-Stage Self-Feedback Ring Oscillator Yeon Kug Moon Korea Advanced
More informationDual ECL and Dual/Quad PECL, 500ps, Ultra-High-Speed Comparators
19-2409; Rev 1; 9/02 General Description The MAX9600/MAX9601/MAX9602 ultra-high-speed comparators feature extremely low propagation delay (ps). These dual and quad comparators minimize propagation delay
More informationLow Phase Noise CMOS Ring Oscillator VCOs for Frequency Synthesis
Low Phase Noise CMOS Ring Oscillator VCOs for Frequency Synthesis July 27, 1998 Rafael J. Betancourt Zamora and Thomas H. Lee Stanford Microwave Integrated Circuits Laboratory jeihgfdcbabakl Paul G. Allen
More informationResearch on Self-biased PLL Technique for High Speed SERDES Chips
3rd International Conference on Machinery, Materials and Information Technology Applications (ICMMITA 2015) Research on Self-biased PLL Technique for High Speed SERDES Chips Meidong Lin a, Zhiping Wen
More informationREDUCING power consumption and enhancing energy
548 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 63, NO. 6, JUNE 2016 A Low-Voltage PLL With a Supply-Noise Compensated Feedforward Ring VCO Sung-Geun Kim, Jinsoo Rhim, Student Member,
More informationLMV331TP / LMV393TP. General Purpose, 1.8V, RRI, Open-Drain Output Comparators. Features. Description. Applications. Pin Configuration (Top View)
Features 3PEAK LMV331TP / LMV393TP Description Down to 1.8V Supply Voltage: 1.8V to 5.5V Low Supply Current: 40 μa per Channel High-to-Low Propagation Delay: 10 ns Internal Hysteresis Ensures Clean Switching
More information