Jianfeng Liu, Jaehan Jeon, Kyungtae Do, JungYun Choi. Design Technology Team System LSI Division Samsung Electronics Co., Ltd
|
|
|
- Carol McCarthy
- 5 years ago
- Views:
Transcription
1 Jianfeng Liu, Jaehan Jeon, Kyungtae Do, JungYun Choi Design Technology Team System LSI Division Samsung Electronics Co., Ltd
2 Author Name Phone Organization Jianfeng Liu Jaehan Jeon Kyungtae Do JungYun Choi Samsung Electronics, Co. Ltd 2
3 To minimize the number of wires with dont_touch attribute assigned by Always-On Net (AON) synthesis algorithm in implementation tools, a new algorithm based on Power State Table (PST) in Unified Power Format (UPF) has been proposed. The PST based AON synthesis algorithm has been tested with a latest mobile SoCplatform, which reduces the number of dont_touch wires by 49X. 3
4 To cater the trend of mobile computing, complicated low power design techniques have been applied to mobile SoC design The wide-spread deployment of power gating technique requires huge effort for implementing the low power logics, such as power switches, isolation cells, level shifters etc. Power Gating Multi-VDD Adaptive Body Bias DVFS More than 30 power domains Multi-VDD and Power Gating used in most Power Domains More than 400 power states Thousands of power state transitions SoCimplementation complexity grows rapidly withlow power designs
5 For a power gating design, besides the complexity of implementing low power logics, it has become a complicated problem to determine whether a cross-domain wire can be buffered or should be dont_touch, due to the complex On/Off relation of the driver power domain, crossing power domain and load power domain. In this presentation, the problem of whether a wire should be dont_touch at a crossing power domain in Synopsys Design Compiler (DC) and IC Compiler (ICC) has been studied PD(Top) PD(D) dont_touch? PD(L)
6 In DC/ICC, whether a wire should be marked as dont_touch by power On/Off behavior is determined by the Always On Net (AON) synthesis algorithm, based on the Supply Net (SN) availability in the present power domain Dont_touch attribute on the wire will be assigned on a wire when both driver and load supply are not available in the present power domain AON Synthesis Algorithm in DC/ICC UPF & Netlist load supply available N Driver supply available N dont_touch Y Y AON w load supply AON w driver supply
7 Example case illustrated When VA or VC exists in PD_B, n2 will be powered by VA or VC When VA or VC are not available in PD_B, n2 will be dont_touch wire VA or VC VA or VC n1 n3 n1 dont_touch n3 n2 n2 In a latest mobile SoC design, about 36,000 nets are assigned dont_touch attributes by AON algorithm in the netlist, which makes lots of DRC warnings and ECO steps A new AON synthesis algorithm is desired to minimize the number of dont_touch wires
8 The core problem of the current AON synthesis algorithm is that only load and driver SN are considered for wire buffering, which excludes the primary supply UPF & Netlist Primary Supply meets Drivability N Y Normal wire w primary supply load supply available Y AON w load supply The proposed AON synthesis: Take into consideration of primary supply Decides the drivability based on PST in UPF. N Driver supply available N Y AON w driver supply dont_touch
9 Case 1: PST(VA) <> PST(VB) i.e. VA is independent of VB in PST PST VA VB PS1 ON ON PS2 ON OFF PS3 OFF ON PS4 OFF OFF Case 2: PST(VA) = PST(VB) i.e. VA is equivalenttovb in PST PST VA VB PS1 ON ON PS2 ON OFF PS3 OFF ON PS4 OFF OFF Case 3: PST(VA) > PST(VB) i.e. VA is morealways-on than VB in PST PST VA VB PS1 ON ON PS2 ON OFF PS3 OFF ON PS4 OFF OFF Case 4: PST(VA) < PST(VB) i.e. VA is less always-on than VB in PST PST VA VB PS1 ON ON PS2 ON OFF PS3 OFF ON PS4 OFF OFF
10 PST Scenarios SN AON Algorithm PST AON Algorithm PST(VA) > PST(VB) > PST(VC) n1 n2 n3 n1 n2 n3 normal mv_ao or dont_touch normal normal normal normal PST(VA) > PST(VB) = PST(VC) PST(VA) = PST(VB) > PST(VC) normal mv_ao or dont_touch normal mv_ao or dont_touch normal normal normal normal normal normal normal normal VA or VC n1 n3 n2 PST AON n1 n2 n3 normal VA or VC n1 dont_touch n3 n2 n2 is always normal regardless of VA and VC availability in PD_B
11 When PST(VA) = PST(VB) < PST(VC), an isolation cell is needed at PD_C. PST AON can make n2 normal net When PST(VA) = PST(VB) = PST(VC), all the 3 nets are normal by both SN AON and PST AON algorithms n1 n2 n3 d ISO n1 n2 n3 Behavior n1 n2 n3 SN AON normal ao or d(*) ao or d(*) PST AON normal normal ao or d(*) Behavior n1 n2 n3 SN AON normal normal (*) normal PST AON normal normal normal
12 n1 n2 n3 The first two cases has no isolation cell requirement by PST Case I : PST(VA) > PST(VB) PST(VC) > PST(VB) PST(VA) >= PST(VC) VA VB VC ON ON ON ON OFF ON OFF OFF OFF ON OFF OFF Case II : PST(VA) <> PST(VB) VA ON OFF ON OFF VB ON ON OFF OFF Isolation violation If a normal buffer (powered by VB) is inserted for n2 Signal cannot reach the load since VB can be OFF for this power state.
13 Case III : PST(VA) > PST(VB) PST(VC) > PST(VB) PST(VA) < PST(VC) Isolation cell at PD_C or PD_B n1 n2 n3 PMU Iso_en d ISO VA VB VC Violation when Normal buffer(vb) inserted at n2 ON OFF ON Signal corrupted by VB, and pass through isolation cells en Case IV : PST(VA) <PST(VB) Isolation cell at PD_B Adding Normal Buffer (VB) at net n2 leads to additional isolation violation since VB is more always on than VA n1 n2 Iso_en PMU d ISO en PD_C (VC) n3
14 The proposed PST based AON synthesis algorithm has been evaluated on a latest mobile SoCplatform, which has more than 30 power domains and complex power ON/OFF scenarios The PST based AON synthesis algorithm has significantly reduced the number of dont_touch net by AON synthesis algorithm from to 737, which achieves about 49Xreduction gain. Number of dont_touch nets due to AONalg. SN AON 49X PST AON It has been verified that all the remaining dont_touch wires by AON Algorithms are due to PST limitation. Cases No. of Wires Case I 477 Case II 0 Case III 260 Case IV 0
15 A new AON synthesis algorithm, based on PST in UPF, has been proposed, to solve the issue of thousands of dont_touch attribute on the wire assigned by current AON synthesis algorithm in implementation tools. The PST based AON synthesis algorithm has been tested with a latest mobile SoCplatform, which reduce the number of dont_touch wires by 49X.
Low Power Design Methods: Design Flows and Kits
JOINT ADVANCED STUDENT SCHOOL 2011, Moscow Low Power Design Methods: Design Flows and Kits Reported by Shushanik Karapetyan Synopsys Armenia Educational Department State Engineering University of Armenia
EDA Challenges for Low Power Design. Anand Iyer, Cadence Design Systems
EDA Challenges for Low Power Design Anand Iyer, Cadence Design Systems Agenda Introduction ti LP techniques in detail Challenges to low power techniques Guidelines for choosing various techniques Why is
The Need for Gate-Level CDC
The Need for Gate-Level CDC Vikas Sachdeva Real Intent Inc., Sunnyvale, CA I. INTRODUCTION Multiple asynchronous clocks are a fact of life in today s SoC. Individual blocks have to run at different speeds
Static Power Intent Verification of Power State Switching Expressions Srobona Mitra Senior R&D Engineer, Synopsys India Pvt. Ltd.
Static Power Intent Verification of Power State Switching Expressions Srobona Mitra Senior R&D Engineer, Synopsys India Pvt. Ltd. Co-authors: Bhaskar Pal, Soumen Ghosh, Rajarshi Mukherjee, Kaushik De 22
Power Management in modern-day SoC
Power Management in modern-day SoC C.P. Ravikumar Texas Instruments, India C.P. Ravikumar, IIT Madras 1 Agenda o Motivation o Power Management in the Signal Chain o Low-Power Design Flow Technological
Low Power System-On-Chip-Design Chapter 12: Physical Libraries
1 Low Power System-On-Chip-Design Chapter 12: Physical Libraries Friedemann Wesner 2 Outline Standard Cell Libraries Modeling of Standard Cell Libraries Isolation Cells Level Shifters Memories Power Gating
Ruixing Yang
Design of the Power Switching Network Ruixing Yang 15.01.2009 Outline Power Gating implementation styles Sleep transistor power network synthesis Wakeup in-rush current control Wakeup and sleep latency
Lecture 23 Encounter in Depth and Conclusion
Lecture 23 Encounter in Depth and Conclusion Xuan Silvia Zhang Washington University in St. Louis http://classes.engineering.wustl.edu/ese461/ Some Final Administrative Stuff 2 Class Project Presentation
Digital Systems Design
Digital Systems Design Digital Systems Design and Test Dr. D. J. Jackson Lecture 1-1 Introduction Traditional digital design Manual process of designing and capturing circuits Schematic entry System-level
CS250 VLSI Systems Design. Lecture 3: Physical Realities: Beneath the Digital Abstraction, Part 1: Timing
CS250 VLSI Systems Design Lecture 3: Physical Realities: Beneath the Digital Abstraction, Part 1: Timing Fall 2010 Krste Asanovic, John Wawrzynek with John Lazzaro and Yunsup Lee (TA) What do Computer
Novel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis
Novel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis N. Banerjee, A. Raychowdhury, S. Bhunia, H. Mahmoodi, and K. Roy School of Electrical and Computer Engineering, Purdue University,
Interconnect Delay Compensation in Timing Analysis for. Designs Containing Multiple Voltage Domains
Interconnect Delay Compensation in Timing Analysis for Designs Containing Multiple oltage Domains Incentia Design Systems, Inc. 1. Introduction A timing signal may flow from one voltage domain to another
LSI Design Flow Development for Advanced Technology
LSI Design Flow Development for Advanced Technology Atsushi Tsuchiya LSIs that adopt advanced technologies, as represented by imaging LSIs, now contain 30 million or more logic gates and the scale is beginning
The challenges of low power design Karen Yorav
The challenges of low power design Karen Yorav The challenges of low power design What this tutorial is NOT about: Electrical engineering CMOS technology but also not Hand waving nonsense about trends
Signal Integrity Management in an SoC Physical Design Flow
Signal Integrity Management in an SoC Physical Design Flow Murat Becer Ravi Vaidyanathan Chanhee Oh Rajendran Panda Motorola, Inc., Austin, TX Presenter: Rajendran Panda Talk Outline Functional and Delay
Analog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics F3 - Actuator driving» Driving BJT switches» Driving MOS-FET» SOA and protection» Smart switches 29/06/2011-1 ATLCE - F3-2011
Low Power Techniques for SoC Design: basic concepts and techniques
Low Power Techniques for SoC Design: basic concepts and techniques Estagiário de Docência M.Sc. Vinícius dos Santos Livramento Prof. Dr. Luiz Cláudio Villar dos Santos Embedded Systems - INE 5439 Federal
Policy-Based RTL Design
Policy-Based RTL Design Bhanu Kapoor and Bernard Murphy bkapoor@atrenta.com Atrenta, Inc., 2001 Gateway Pl. 440W San Jose, CA 95110 Abstract achieving the desired goals. We present a new methodology to
Disseny físic. Disseny en Standard Cells. Enric Pastor Rosa M. Badia Ramon Canal DM Tardor DM, Tardor
Disseny físic Disseny en Standard Cells Enric Pastor Rosa M. Badia Ramon Canal DM Tardor 2005 DM, Tardor 2005 1 Design domains (Gajski) Structural Processor, memory ALU, registers Cell Device, gate Transistor
Using a Voltage Domain Programmable Technique for Low-Power Management Cell-Based Design
J. Low Power Electron. Appl. 2011, 1, 303-326; doi:10.3390/jlpea1020303 Article Using a Voltage Domain Programmable Technique for Low-Power Management Cell-Based Design Ching-Hwa Cheng Journal of Low Power
Substation Monitoring with TESLA
Substation Monitoring with TESLA Line 12 11 52-2 52-1 PT S1 21 22 PT S2 Line Protection Relay Current Module 2x 21 Voltage Module 9xAI 3xEI Application Note TESLA is a power system recorder used to monitor
Timing analysis can be done right after synthesis. But it can only be accurately done when layout is available
Timing Analysis Lecture 9 ECE 156A-B 1 General Timing analysis can be done right after synthesis But it can only be accurately done when layout is available Timing analysis at an early stage is not accurate
Efficient Multi-domain ESD Analysis and Verification for Large SoC Designs
Efficient Multi-domain ESD Analysis and Verification for Large SoC Designs Norman Chang, Youlin Liao, Ying-Shiun Li, Pritesh Johari, Aveek Sarkar Apache Design Solutions, Inc., 2645 Zanker Road, San Jose,
Low-Power VLSI. Seong-Ook Jung VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering
Low-Power VLSI Seong-Ook Jung 2013. 5. 27. sjung@yonsei.ac.kr VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering Contents 1. Introduction 2. Power classification & Power performance
FAN7191-F085 High-Current, High and Low Side Gate Drive IC
FAN7191-F85 High-Current, High and Low Side Gate Drive IC Features! Floating Channel for Bootstrap Operation to +6V! 4.5A Sourcing and 4.5A Sinking Current Driving Capability! Common-Mode dv/dt Noise Cancelling
LOW POWER SCANNER FOR HIGH-DENSITY ELECTRODE ARRAY NEURAL RECORDING
LOW POWER SCANNER FOR HIGH-DENSITY ELECTRODE ARRAY NEURAL RECORDING A Thesis work submitted to the faculty of San Francisco State University In Partial Fulfillment of the Requirements for the Degree Master
Managing Cross-talk Noise
Managing Cross-talk Noise Rajendran Panda Motorola Inc., Austin, TX Advanced Tools Organization Central in-house CAD tool development and support organization catering to the needs of all design teams
Interconnect-Power Dissipation in a Microprocessor
4/2/2004 Interconnect-Power Dissipation in a Microprocessor N. Magen, A. Kolodny, U. Weiser, N. Shamir Intel corporation Technion - Israel Institute of Technology 4/2/2004 2 Interconnect-Power Definition
EDA-BASED DESIGN PRACTICAL LABORATORY SESSION No. 4
LABORATOIRE DE SYSTEMES MICROELECTRONIQUES EPFL STI IMM LSM ELD Station nº 11 CH-1015 Lausanne Téléphone : Fax : E-mail : Site web : +4121 693 6955 +4121 693 6959 lsm@epfl.ch lsm.epfl.ch EDA-BASED DESIGN
Improving Design Reliability By Avoiding EOS. Matthew Hogan, Mentor Graphics
Improving Design Reliability By Avoiding EOS. Matthew Hogan, Mentor Graphics BACKGROUND With the advent of more complex design requirements and greater variability in operating environments, electrical
Clock Tree Power reduction by clock latency reduction. By Sunny Arora, Naveen Sampath, Shilpa Gupta, Sunit Bansal, Ateet Mishra. 8ns. 8ns B.
Clock Tree Power reduction by clock latency reduction By Sunny Arora, Naveen Sampath, Shilpa Gupta, Sunit Baal, Ateet Mishra Abstract The Current Clock Tree Synthesis strategy used in chips target to build
CHAPTER 6 IMPLEMENTATION OF FPGA BASED CASCADED MULTILEVEL INVERTER
8 CHAPTER 6 IMPLEMENTATION OF FPGA BASED CASCADED MULTILEVEL INVERTER 6.1 INTRODUCTION In this part of research, a proto type model of FPGA based nine level cascaded inverter has been fabricated to improve
ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits
ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits In this lab, we will be looking at ac signals with MOSFET circuits and digital electronics. The experiments will be performed
Lab 4: Supply Independent Current Source Design
Lab 4: Supply Independent Current Source Design Curtis Mayberry EE435 In this lab a current mirror is designed that is robust against variations in the supply voltage. The current mirror is required to
MTCMOS Post-Mask Performance Enhancement
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.4, NO.4, DECEMBER, 2004 263 MTCMOS Post-Mask Performance Enhancement Kyosun Kim*, Hyo-Sig Won**, and Kwang-Ok Jeong** Abstract In this paper, we motivate
Technology Timeline. Transistors ICs (General) SRAMs & DRAMs Microprocessors SPLDs CPLDs ASICs. FPGAs. The Design Warrior s Guide to.
FPGAs 1 CMPE 415 Technology Timeline 1945 1950 1955 1960 1965 1970 1975 1980 1985 1990 1995 2000 Transistors ICs (General) SRAMs & DRAMs Microprocessors SPLDs CPLDs ASICs FPGAs The Design Warrior s Guide
Improved DFT for Testing Power Switches
Improved DFT for Testing Power Switches Saqib Khursheed, Sheng Yang, Bashir M. Al-Hashimi, Xiaoyu Huang School of Electronics and Computer Science University of Southampton, UK. Email: {ssk, sy8r, bmah,
Feasibility of T/R Module Functionality in a Single SiGe IC
Feasibility of T/R Module Functionality in a Single SiGe IC Dr. John D. Cressler, Jonathan Comeau, Joel Andrews, Lance Kuo, Matt Morton, and Dr. John Papapolymerou Georgia Institute of Technology Georgia
Preliminary Product Overview
Preliminary Product Overview Features DC to > 3 GHz Frequency Range 25 Watt (CW), 200W (Pulsed) Max Power Handling Low On-State Insertion Loss, typical 0.3 db @ 3 GHz Low On-State Resistance < 0.75 Ω 25dB
Computer Aided Design of Electronics
Computer Aided Design of Electronics [Datorstödd Elektronikkonstruktion] Zebo Peng, Petru Eles, and Nima Aghaee Embedded Systems Laboratory IDA, Linköping University www.ida.liu.se/~tdts01 Electronic Systems
EECS 427 Lecture 21: Design for Test (DFT) Reminders
EECS 427 Lecture 21: Design for Test (DFT) Readings: Insert H.3, CBF Ch 25 EECS 427 F09 Lecture 21 1 Reminders One more deadline Finish your project by Dec. 14 Schematic, layout, simulations, and final
Lecture 4&5 CMOS Circuits
Lecture 4&5 CMOS Circuits Xuan Silvia Zhang Washington University in St. Louis http://classes.engineering.wustl.edu/ese566/ Worst-Case V OL 2 3 Outline Combinational Logic (Delay Analysis) Sequential Circuits
An Interconnect-Centric Approach to Cyclic Shifter Design
An Interconnect-Centric Approach to Cyclic Shifter Design Haikun Zhu, Yi Zhu C.-K. Cheng Harvey Mudd College. David M. Harris Harvey Mudd College. 1 Outline Motivation Previous Work Approaches Fanout-Splitting
Low Power and High Performance Level-up Shifters for Mobile Devices with Multi-V DD
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.5, OCTOBER, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.5.577 ISSN(Online) 2233-4866 Low and High Performance Level-up Shifters
EMT1250 LABORATORY EXPERIMENT. EXPERIMENT # 4: Combinational Logic Circuits. Name: Date:
EXPERIMENT # 4: Combinational Logic Circuits Name: Date: Equipment/Parts Needed: 5V DC Power Supply Digital Trainer (Logic Probe) Breadboard DIP Switch 7400 NAND gate 7402 NOR gate 7404 Inverter 7408 AND
Digital Control Technologies for Switching Power Converters
Digital Control Technologies for Switching Power Converters April 3, 2012 Dr. Yan-Fei Liu, Professor Department of Electrical and Computer Engineering Queen s University, Kingston, ON, Canada yanfei.liu@queensu.ca
Advanced Techniques for Using ARM's Power Management Kit
ARM Connected Community Technical Symposium Advanced Techniques for Using ARM's Power Management Kit Libo Chang( 常骊波 ) ARM China 2006 年 12 月 4/6/8 日, 上海 / 北京 / 深圳 Power is Out of Control! Up to 90nm redu
ELECTRONIC GIANT. EG3012 Datasheet. Half-Bridge Driver. Copyright 2012 by EGmicro Corporation REV 1.0
ELECTRONIC GIANT EG32 Datasheet Copyright 22 by EGmicro Corporation REV. EG32 datasheet Contents. Features... 2 2. General Description... 2 3. Applications... 2 4. Device Information... 3 4.. Pin map...
Propagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
Design Of Level Shifter By Using Multi Supply Voltage
Design Of Level Shifter By Using Multi Supply Voltage Sowmiya J. 1, Karthika P.S 2, Dr. S Uma Maheswari 3, Puvaneswari G 1M. E. Student, Dept. of Electronics and Communication Engineering, Coimbatore Institute
Propagation Delay, Circuit Timing & Adder Design
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
The Physical Design of Long Time Delay-chip
2011 International Conference on Computer Science and Information Technology (ICCSIT 2011) IPCSIT vol. 51 (2012) (2012) IACSIT Press, Singapore DOI: 10.7763/IPCSIT.2012.V51.137 The Physical Design of Long
TRUE SYNTHESIZABLE CRITICALPATH AND FALSE PATH FILTERING USING ATPG
TRUE SYNTHESIZABLE CRITICALPATH AND FALSE PATH FILTERING USING ATPG Samarshekar #1, Ramesh S R *2 VLSI Design and Security TAG Department of Electronics and Communication Engineering Amrita School of Engineering,
PIN Diode Driver (Positive Voltage)
(Positive Voltage) MPD3T28125-701 Datasheet Features High output voltage and high output current PIN diode driver in surface mount package Usable with MSW3100 series T-R and symmetrical high power SP3T
23-26GHz Reflective SP4T Switch. GaAs Monolithic Microwave IC in SMD leadless package
GaAs Monolithic Microwave IC in SMD leadless package Description The CHS2412-QDG is a monolithic reflective SP4T switch in K-Band. The CHS2412-QDG is a dual source to the CHS2411-QDG: same electrical performances,
Advanced In-Design Auto-Fixing Flow for Cell Abutment Pattern Matching Weakpoints
Cell Abutment Pattern Matching Weakpoints Yongfu Li, Valerio Perez, I-Lun Tseng, Zhao Chuan Lee, Vikas Tripathi, Jason Khaw and Yoong Seang Jonathan Ong GLOBALFOUNDRIES Singapore ABSTRACT Pattern matching
RTL Power Estimation Flow and Its Use in Power Optimization
RTL Power Estimation Flow and Its Use in Power Optimization Sondre Rennan Nesset Master of Science in Electronics Submission date: June 2018 Supervisor: Per Gunnar Kjeldsberg, IES Co-supervisor: Knut Austbø,
ALPS: An Automatic Layouter for Pass-Transistor Cell Synthesis
ALPS: An Automatic Layouter for Pass-Transistor Cell Synthesis Yasuhiko Sasaki Central Research Laboratory Hitachi, Ltd. Kokubunji, Tokyo, 185, Japan Kunihito Rikino Hitachi Device Engineering Kokubunji,
Single Event Transient Effects on Microsemi ProASIC Flash-based FPGAs: analysis and possible solutions
Single Event Transient Effects on Microsemi ProASIC Flash-based FPGAs: analysis and possible solutions L. Sterpone Dipartimento di Automatica e Informatica Politecnico di Torino, Torino, ITALY 1 Motivations
Machine Learning for Next Generation EDA. Paul Franzon, NCSU (Site Director) Cirrus Logic Distinguished Professor Director of Graduate Programs
Machine Learning for Next Generation EDA Paul Franzon, NCSU (Site Director) Cirrus Logic Distinguished Professor Director of Graduate Programs Outline Introduction Vision Surrogate Modeling Applying Machine
Analog-aware Schematic Synthesis
12 Analog-aware Schematic Synthesis Yuping Wu Institute of Microelectronics, Chinese Academy of Sciences, China 1. Introduction An analog circuit has great requirements of constraints on circuit and layout
Control Synthesis and Delay Sensor Deployment for Efficient ASV designs
Control Synthesis and Delay Sensor Deployment for Efficient ASV designs C H A O FA N L I < C H AO F @ TA M U. E D U >, T E X A S A & M U N I V E RS I T Y S A C H I N S. S A PAT N E K A R, U N I V E RS
Fixing Antenna Problem by Dynamic Diode Dropping and Jumper Insertion
Fixing Antenna Problem by Dynamic Dropping and Jumper Insertion Peter H. Chen and Sunil Malkani Chun-Mou Peng James Lin TeraLogic, Inc. International Tech. Univ. National Semi. Corp. 1240 Villa Street
(VE2: Verilog HDL) Software Development & Education Center
Software Development & Education Center (VE2: Verilog HDL) VLSI Designing & Integration Introduction VLSI: With the hardware market booming with the rise demand in chip driven products in consumer electronics,
Applications of 1EDNx550 single-channel lowside EiceDRIVER with truly differential inputs
AN_1803_PL52_1804_112257 Applications of 1EDNx550 single-channel lowside EiceDRIVER with About this document Scope and purpose This application note shows the potential of the 1EDNx550 EiceDRIVER family
Derivation of an Asynchronous Counter
Derivation of an Asynchronous Counter with 105ps/bit load time and early completion in 90nm CMOS Adam Megacz July 17, 2009 Abstract This draft memo describes the process by which I methodically derived
Hardware-Software Co-Design Cosynthesis and Partitioning
Hardware-Software Co-Design Cosynthesis and Partitioning EE8205: Embedded Computer Systems http://www.ee.ryerson.ca/~courses/ee8205/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer
ASIC Computer-Aided Design Flow ELEC 5250/6250
ASIC Computer-Aided Design Flow ELEC 5250/6250 ASIC Design Flow ASIC Design Flow DFT/BIST & ATPG Synthesis Behavioral Model VHDL/Verilog Gate-Level Netlist Verify Function Verify Function Front-End Design
Application of Fuzzy Logic Controller in UPFC to Mitigate THD in Power System
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 9, Issue 8 (January 2014), PP. 25-33 Application of Fuzzy Logic Controller in UPFC
I O Intel Corporation, 1976 APPLICATION NOTE
I O Intel Corporation, 1976 APPLICATION NOTE Contents Application the Intel" 2708 8K Erasable PROM INTRODUCTION... 1... DEVICE DESCRIPTION 1 Cell Description... 2 Memory Array Operation... 2 Output Buffer...
EMT 251 Introduction to IC Design. Combinational Logic Design Part IV (Design Considerations)
EMT 251 Introduction to IC Design (Pengantar Rekabentuk Litar Terkamir) Semester II 2011/2012 Combinational Logic Design Part IV (Design Considerations) Review : CMOS Inverter V DD tphl = f(rn, CL) V out
Getting to Work with OpenPiton. Princeton University. OpenPit
Getting to Work with OpenPiton Princeton University http://openpiton.org OpenPit ASIC SYNTHESIS AND BACKEND 2 Whats in the Box? Synthesis Synopsys Design Compiler Static timing analysis (STA) Synopsys
Ramya Srinivasan GLOBALFOUNDRIES 22FDX: Tempus Body-Bias Interpolation QoR. April
Ramya Srinivasan GLOBALFOUNDRIES 22FDX: Tempus Body-Bias Interpolation QoR April 12 2017 22FDX: Tempus Body-Bias Interpolation QoR Presenter: Ramya Srinivasan Authors GLOBALFOUNDRIES: Haritez Narisetty
Low Power Design Part I Introduction and VHDL design. Ricardo Santos LSCAD/FACOM/UFMS
Low Power Design Part I Introduction and VHDL design Ricardo Santos ricardo@facom.ufms.br LSCAD/FACOM/UFMS Motivation for Low Power Design Low power design is important from three different reasons Device
SURVEY AND EVALUATION OF LOW-POWER FULL-ADDER CELLS
SURVEY ND EVLUTION OF LOW-POWER FULL-DDER CELLS hmed Sayed and Hussain l-saad Department of Electrical & Computer Engineering University of California Davis, C, U.S.. STRCT In this paper, we survey various
Overview. This lab exercise requires. A windows computer running Xilinx WebPack A Digilent board. Contains material Digilent, Inc.
Module 6: Combinational Circuit Blocks Revision: August 30, 2007 Overview This lab introduces several combinational circuits that are frequently used by digital designers, including a data selector (also
An Initial Case Study for BIRD95: Enhancing IBIS for SSO Power Integrity Simulation
An Initial Case Study for BIRD95: Enhancing IBIS for SSO Power Integrity Simulation Also presented at the January 31, 2005 IBIS Summit SIGRITY, INC. Sam Chitwood Raymond Y. Chen Jiayuan Fang March 2005
LC75857E LC75857W. SANYO Semiconductors DATA SHEET. Preliminary. Overview. Features. CMOS IC 1/3, 1/4 Duty LCD Display Drivers with Key Input Function
Ordering number : ENN*798 Preliminary SANYO Semiconductors DATA SHEET LC75857E LC75857W CMOS IC 1/3, 1/4 Duty LCD Display Drivers with Key Input Function Overview The LC75857E and LC75857W are 1/3 duty
EE241 - Spring 2013 Advanced Digital Integrated Circuits. Projects. Groups of 3 Proposals in two weeks (2/20) Topics: Lecture 5: Transistor Models
EE241 - Spring 2013 Advanced Digital Integrated Circuits Lecture 5: Transistor Models Projects Groups of 3 Proposals in two weeks (2/20) Topics: Soft errors in datapaths Soft errors in memory Integration
Managing Metastability with the Quartus II Software
Managing Metastability with the Quartus II Software 13 QII51018 Subscribe You can use the Quartus II software to analyze the average mean time between failures (MTBF) due to metastability caused by synchronization
Sequential Logic Circuits
LAB EXERCISE - 5 Page 1 of 6 Exercise 5 Sequential Logic Circuits 1 - Introduction Goal of the exercise The goals of this exercise are: - verify the behavior of simple sequential logic circuits; - measure
Learning Outcomes. Spiral 2 8. Digital Design Overview LAYOUT
2-8.1 2-8.2 Spiral 2 8 Cell Mark Redekopp earning Outcomes I understand how a digital circuit is composed of layers of materials forming transistors and wires I understand how each layer is expressed as
High and Low Speed Output Buffer Design with Reduced Switching Noise for USB Applications
High and Low Speed Output Buffer Design with Reduced Switching Noise for USB Applications HWANG-CHERNG CHOW, C. HUANG and HSING-CHUNG LIANG Department of Electronics Engineering, Chang Gung University
WHITE PAPER CIRCUIT LEVEL AGING SIMULATIONS PREDICT THE LONG-TERM BEHAVIOR OF ICS
WHITE PAPER CIRCUIT LEVEL AGING SIMULATIONS PREDICT THE LONG-TERM BEHAVIOR OF ICS HOW TO MINIMIZE DESIGN MARGINS WITH ACCURATE ADVANCED TRANSISTOR DEGRADATION MODELS Reliability is a major criterion for
Behavioral Modeling of Digital Pre-Distortion Amplifier Systems
Behavioral Modeling of Digital Pre-Distortion Amplifier Systems By Tim Reeves, and Mike Mulligan, The MathWorks, Inc. ABSTRACT - With time to market pressures in the wireless telecomm industry shortened
Installing V9958 into your GR8BIT
Oct 20, 2014 Severity: Information Eugeny Brychkov, RU Ricardo Cancho Niemietz, ES (YJK testing) Installing V9958 into your GR8BIT Introduction I have got questions and requests if GR8BIT can be upgraded
Lab 15: Lock in amplifier (Version 1.4)
Lab 15: Lock in amplifier (Version 1.4) WARNING: Use electrical test equipment with care! Always double-check connections before applying power. Look for short circuits, which can quickly destroy expensive
Andrew Clinton, Matt Liberty, Ian Kuon
Andrew Clinton, Matt Liberty, Ian Kuon FPGA Routing (Interconnect) FPGA routing consists of a network of wires and programmable switches Wire is modeled with a reduced RC network Drivers are modeled as
An EM-aware methodology for a high-speed multi-protocol 28Gbps SerDes design with TSMC 16FFC
An EM-aware methodology for a high-speed multi-protocol 28Gbps SerDes design with TSMC 16FFC Bud Hunter, SerDes Analog IC Design Manager, Wipro Kelly Damalou, Sr. Technical Account Manager, Helic TSMC
EE 434 Lecture 2. Basic Concepts
EE 434 Lecture 2 Basic Concepts Review from Last Time Semiconductor Industry is One of the Largest Sectors in the World Economy and Growing All Initiatives Driven by Economic Opportunities and Limitations
ELECTRONIC GIANT. EG3013 Datasheet. Half-Bridge Driver. Copyright 2012 by EGmicro Corporation REV 1.0
ELECTRONIC GIANT EG33 Datasheet Copyright 22 by EGmicro Corporation REV. EG33 datasheet Contents. Features... 2 2. General Description... 2 3. Applications... 2 4. Device Information... 3 4.. Pin map...
Design and Implementation of Universal Serial Bus Transceiver with Verilog
TELKOMNIKA Indonesian Journal of Electrical Engineering Vol.12, No.6, June 2014, pp. 4589 ~ 4595 DOI: 10.11591/telkomnika.v12i6.5441 4589 Design and Implementation of Universal Serial Bus Transceiver with
Chapter 3 Combinational Logic Design
Logic and Computer Design Fundamentals Chapter 3 Combinational Logic Design Part 2 Combinational Logic Overview Part -Implementation Technology and Logic Design Design Concepts Fundamental concepts of
How SPICE Transformed Integrated Circuit Design
How SPICE Transformed Integrated Circuit Design Laurence W. Nagel Omega Enterprises Consulting Presented at ISAT/DARPA Workshop Naturally Expressed Rapid Design (NERD) Warrenton, VA August 14-15, 2014
Module shown with bent lead option OPTBLD
Dual Input 43 Gb/s Broadband 4.5 V Modulator Driver Amplifier Product Highlights Dual 4.5 V Outputs Module shown with bent lead option OPTBLD 0.5 ps added RMS jitter 6 ps rise / fall time 17 db gain to
ELECTRONIC GIANT. EG3113 Datasheet. Half-Bridge Driver. Copyright 2017 by EGmicro Corporation REV 1.0
ELECTRONIC GIANT EG33 Datasheet Copyright 27 by EGmicro Corporation REV. EG33 datasheet Contents. Features... 2 2. General Description... 2 3. Applications... 2 4. Device Information... 3 4.. Pin map...
Timing Issues in FPGA Synchronous Circuit Design
ECE 428 Programmable ASIC Design Timing Issues in FPGA Synchronous Circuit Design Haibo Wang ECE Department Southern Illinois University Carbondale, IL 62901 1-1 FPGA Design Flow Schematic capture HDL
ECE 683 Project Report. Winter Professor Steven Bibyk. Team Members. Saniya Bhome. Mayank Katyal. Daniel King. Gavin Lim.
ECE 683 Project Report Winter 2006 Professor Steven Bibyk Team Members Saniya Bhome Mayank Katyal Daniel King Gavin Lim Abstract This report describes the use of Cadence software to simulate logic circuits
NOISE, INTERFERENCE, & DATA RATES
COMP 635: WIRELESS NETWORKS NOISE, INTERFERENCE, & DATA RATES Jasleen Kaur Fall 2015 1 Power Terminology db Power expressed relative to reference level (P 0 ) = 10 log 10 (P signal / P 0 ) J : Can conveniently
Low-Power Digital CMOS Design: A Survey
Low-Power Digital CMOS Design: A Survey Krister Landernäs June 4, 2005 Department of Computer Science and Electronics, Mälardalen University Abstract The aim of this document is to provide the reader with