Low Power and High Performance Level-up Shifters for Mobile Devices with Multi-V DD
|
|
- Brent Crawford
- 5 years ago
- Views:
Transcription
1 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.5, OCTOBER, 2017 ISSN(Print) ISSN(Online) Low and High Performance Level-up Shifters for Mobile Devices with Multi-V DD Dong-Ik Jeon, Kwang-Soo Han, and Ki-Seok Chung Abstract Reducing power consumption in a processor using multiple supply voltages is commonly adopted in mobile embedded systems. Level shifters are crucial components in such systems to interface two modules operating with different supply voltage levels. In this paper, we propose two low power and high performance level-up shifters called dual step level-up shifter (DSLS) and stacked dual step level-up shifter (SDSLS). DSLS has a dual step buffer structure to improve the speed and the circuit size over conventional level-up shifters as well as power consumption by avoiding contention. SDSLS is proposed to improve DSLS further for low power consumption by utilizing transistor stacking. By selectively using these two level-up shifters according to the difference between high and low supply voltages, delay is reduced by up to 79.0% and power consumption is reduced by up to 50.2%. Index Terms Level shifter, multi-v DD, power gating additional interface circuit called level shifter is necessary to adjust different voltage levels in the multi- V DD system. Since the level shifter plays a key role in stable operation of such system, designing low power and high performance level shifters will be important. There are two types of level shifters. We call a level-up shifter when the circuit adjusts the voltage level up from a low voltage region to a high voltage region. A leveldown shifter carries out the opposite operation. While level-down shifting can be implemented with a simple structure like buffers, level-up shifters are more complicated because they commonly employ differential logic structures. However, differential logic structures often suffer from contention between the NMOS logic and the PMOS logic. This contention may result in large amount of power consumption and significant delay. To resolve this issue, we propose two low power and high performance level-up shifters called dual step level-up shifter (DSLS) and stacked dual step level-up shifter (SDSLS) in this paper. I. INTRODUCTION II. RELATED WORKS consumption has become one of the most critical issues in designing mobile embedded systems [1]. Dynamic power consumption of digital CMOS circuits is often much larger than static power consumption. Therefore, to reduce the dynamic power consumption, designing circuits with multiple levels of supply voltages (multi-v DD ) is commonly employed [2]. However, the Manuscript received Dec. 12, 2013; accepted Jan. 21, 2015 Department of Electronic and Computer Engineering, Hanyang University, Seoul, Korea kchung@hanyang.ac.kr Fig. 1(a) shows a commonly used level-up shifter where a differential structure is employed. This differential structure may suffer from significant power consumption and delay due to contention between the PMOS and the NMOS logics. To relieve this problem, a level-up shifter called contention mitigated level-up shifter (CMLS) was suggested as shown in Fig. 1(b) [4]. This converter greatly reduced the contention by adding a couple of PMOS transistors between the existing PMOS and NMOS logics. The results in [4] reported that CMLS had a 24% reduction in the power consumption
2 578 DONG-IK JEON et al : LOW POWER AND HIGH PERFORMANCE LEVEL-UP SHIFTERS FOR MOBILE DEVICES WITH and a 50% reduction in the delay with a 4% increase in the circuit size. However, it could not avoid the overhead on power consumption and delay due to contention completely. III. PROPOSED LEVEL-UP SHIFTERS 1. Background A level-down shifter can be constructed using a simple buffer structure as shown in Fig. 2. However, a level-up shifter with such buffer structure may not work properly. Fig. 3(a) shows a level-up shifter with the buffer structure. When the input is V DDL, the gate-to-source voltage of the P1 transistor becomes V DDL - V DDH. If this exceeds the threshold voltage of P1 ( Vtp ), the P1 will turn ON and burn contention current. As a result, the input voltage (V DDL ) should be bigger than V DDH - Vtp, which implies that the voltage difference in two domains should be very small. Therefore, a level-up shifter needs some additional circuitry to complement the low input signal which is the differential structure as shown in Fig. 1(a). However, if the supply voltage of the front inverter is lower than the high voltage (V DDH ), the operational range of the input voltage becomes wider. We call this dual step effect. Suppose that the supply voltage of the front inverter is V DDM which is an intermediate value between V DDL and V DDH (V DDL < V DDM < V DDH ) as shown in Fig. 3(b). Then the input voltage should be bigger than V DDM - Vtp. Therefore, the operational range is bigger than the buffer structure in Fig. 3(a) by V DDH - V DDM. On the other hand, when input is 0 V, V DDM goes through the back inverter input. However, the back inverter has no problem as long as V DDM is bigger than V DDH Vtp. Fig. 4 shows the input range difference between the level-up shifter in Fig 3(a) and that in Fig. 3(b) with respect to the back inverter s DC characteristics, when V DDL = 3 V, V DDM = 4.5 V, V DDH = 5 V, and Vtn = Vtp = 1.5 V. As shown in Fig. 4, the low input voltage region of the buffer structure is greater than 1 V due to the front inverter s contention current. But the low voltage of the level-up shifter with the dual step is below 1 V, because V DDM induces a dual step effect. As long as V DDM is greater than V DDH Vtp, the back inverter will operate properly. Due to this reason, it is noted that Dual step input range is left-shifted from Buffer structure input range. This shifted characteristic curve shows that, by (a) Fig. 1. (a) Conventional level-up shifter [3], (b) Contention mitigated level-up shifter (CMLS) [4]. applying the dual step, a balanced input range is achieved compared to a skewed buffer structure with the single voltage supply. This means that the dual step design works better as a level-up shifter. Therefore, the proposed level-up shifters are based on the dual-step effect. 2. Dual Step Level-up Shifter and Stacked Dual Step Level-up Shifter Fig. 5 shows one of the two proposed shifters called dual step level-up shifter (DSLS). The shifter consists of a buffer with N1, N2, P1, and P2, and an additional P3 which is always-on to generate some voltage drop. Node V X between P3 and P1 will have different operation voltages on the pull-up and the pull-down operations, respectively. (b) Fig. 2. A level-down shifter with buffer structure. (a) Fig. 3. (a) Improper level-up shifter with the buffer structure, (b) Conceptual structure of level-up shifter with dual step effect. (b)
3 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.5, OCTOBER, (a) Fig. 4. The input range difference in the back inverter s DC characteristics. (b) Fig. 6. (a) Pull-down operation of the DSLS front inverter, (b) Pull-up operation of the DSLS front inverter. Fig. 5. Dual step level-up shifter (DSLS). Fig. 6(a) shows the pull-down operation in the front inverter when the input voltage is V DDL. Typically, the input voltage to level-up shifters has a lower voltage level than V DDH, and this causes some static (leakage) current to flow in the front inverter. Therefore, a certain amount of voltage drop may happen and a dual step effect takes place according to the voltage difference. Even though static power consumption due to the leakage current is unavoidable, the amount of the total power consumption is much less than that due to contention of conventional level-up shifters. Section IV will address simulation results regarding this. The pullup operation in the front inverter when the input signal is 0 V (GND) is shown in Fig. 6(b) where P1 is completely ON, and N1 completely is OFF. Therefore, the input of the back inverter is connected to V DDH. The graph in Fig. 7 shows the voltage and static current curve at V X according to DSLS input voltage at the front inverter with 32 nm NMOS width and 64 nm PMOS width. When V DDH =1 V and the input voltage is in the range of 0.6 V to 0.9 V, V X will have a value between the input voltage and V DDH. However, to have an appropriate voltage at V X, some amount of static Fig. 7. Voltage and static current at V X of DSLS. current should exist. This implies that the amount of power consumption due to the leakage current would be quite large, especially if the input voltage has a big difference from V DDH. To reduce this large leakage current, we can utilize transistor stacking which connects an additional transistor in series to reduce sub-threshold leakage current [5]. Therefore, we propose another levelup shifter which is a DSLS with transistor stacking called Stacked DSLS (SDSLS), and it is shown in Fig. 8. In the SDSLS design, the added P4 causes the size and the delay to increase a little, but the power dissipation due to static current to decrease. Due to stacking with P4 and P1, the sub-threshold leakage decreases significantly when we compare SDSLS with DSLS. Reducing the subthreshold leakage in SDSLS seemingly results in
4 580 DONG-IK JEON et al : LOW POWER AND HIGH PERFORMANCE LEVEL-UP SHIFTERS FOR MOBILE DEVICES WITH Fig. 8. Stacked dual step level-up shifter (SDSLS). Fig. 10. comparison of level-up shifters. IV. SIMULATION RESULTS Fig. 9. Voltage and static current at V X of SDSLS. reducing the amount of voltage drop, which may cause some problem in how DSLS works using the dual step logic due to the small voltage difference between front and back inverter. However, the voltage drop in SDSLS is sufficiently big due to high resistance in P4 when the input is connected to V DDL. Fig. 9 shows the voltage and the current curves at V X in SDSLS. The amounts of static current of DSLS and SDSLS are 6 ua and 0.1 ua, respectively when the input is 0.6 V. The amount of current in SDSLS will be merely 2% of that of DSLS, and therefore the power consumption due to static current is considerably reduced when the input voltage is V DDL. However, due to high resistance at P4, the voltage stays at 0.83 V for input voltages ranging from 0.6 V to 0.9 V. Thus, when the input is greater than 0.8 V, SDSLS may not be able to have a dual step effect properly, which implies that DSLS is advantageous over SDSLS because SDSLS is bigger and slower due to the added transistor. Therefore, the best trade-off among delay, size and power consumption can be found by using DSLS when we know that the input voltage ranges from 0.8 V to 0.9 V, and by using SDSLS when the input voltage ranges from 0.6 V to 0.8 V. To evaluate the quality of the proposed designs, we compared the proposed designs with aforementioned two existing designs: the conventional level-up shifter (CLS) in Fig. 1(a) and CMLS in Fig. 1(b) in terms of delay and power consumption. All the experiments were conducted using Synopsys HSPICE, and a 32 nm predictive technology model was employed. The NMOS width and that PMOS width are 32 nm and 64 nm, respectively. The threshold voltages (V TH ) of NMOS and PMOS are 0.49 V and V, respectively. V DDH was set to 1.0 V and the V DDL ranged from 0.6 V to 0.9 V. The input pulse is set with a pulse period of 1 ns and the rising/falling time of 0.1 ns. 1. Fig. 10 shows the averages of rising and falling delays of all designs that we compared. According to Table 1, the delay of CMLS is about the same as the one in CLS. However, the delay of CLS and CMLS increase as V DDL decreases. This is because detrimental effect of contention leads to significant increase in delay when V DDL is low. Though, since CMLS was proposed to reduce the effect of contention, the delay increased at a lower rate than CLS. On the other hand, in case of DSLS and SDSLS, the contention does not exist, and the existence of P3 and P4 helps the delay decrease significantly. Consequently, for V DDL =0.6 V, DSLS and SDSLS showed less delay than CLS by up to 79.0% and 73.5%, respectively.
5 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.5, OCTOBER, Table 1. Simulation results of level-up shifters in each input voltages Input Voltage (V DDL) 0.6 V 0.7 V 0.8 V 0.9 V CLS CMLS DSLS SDSLS Fig delay product comparison. Fig. 11. consumption of level-up shifters. 2. Consumption Fig. 11 shows comparison results on power consumption of CLS, CMLS, DSLS and SDSLS. First, in case of CLS and CMLS, CMLS consumes less power than CLS by up to 35.5%. That is because the added PMOS transistor greatly reduces the contention and the leakage power consumption in CMLS. However, for CLS and CMLS, the amount of power consumption due to the contention is quite significant. When V DDL decreases, the amount of negative impact of the contention in CLS grows rapidly, which causes large amount of power to dissipate. On the contrary, in DSLS, contention does not exist. However, in case of DSLS, static power consumption exists, and the amount of static power consumption will increase exponentially as V DDL is reduced. This is because the leakage current of DSLS rapidly increases at the input voltage below 0.8 V, as shown in Fig. 7. To resolve this issue, SDSLS was designed with transistor stacking to reduce the static current. Although the size and the delay are increased slightly, the power consumption is significantly reduced. Consequently, for V DDL =0.6 V, SDSLS consumes less power than CLS does by up to 50.2%. 3. -delay Product Fig. 12 shows the comparison results with respect to power-delay products (PDP) of CLS, CMLS, DSLS and SDSLS. Comprehensively speaking, DSLS and SDSLS show much better results than CMLS and CLS. For all input voltage conditions, the PDP values of DSLS and SDSLS are better than CLS by at least 49.3% up to 86.8%. Also, in case of DSLS and SDSLS, SDSLS shows a better PDP value when the input is less than 0.8 V while DSLS shows a better value otherwise. Therefore, DSLS and SDSLS should be used selectively based on the input voltage level. 4. Level-up shifters are key interface circuits in multi- V DD systems. Thus, stable and reliable operation is crucial. can be estimated by checking the output voltage when the input voltage is V DDL, and analyzing how far it deviates from the ideal V DDH. Table
6 582 DONG-IK JEON et al : LOW POWER AND HIGH PERFORMANCE LEVEL-UP SHIFTERS FOR MOBILE DEVICES WITH 1 shows the offset amount of the output signals from the ideal V DDH voltage when we variably change V DDL from 0.6 V to 0.9 V. Under all input values, the amounts of deviation of the proposed DSLS and SDSLS are similar to other level-up shifters. Hence, we confirm that the operation of the proposed design is very reliable. V. CONCLUSION Minimizing power consumption is arguably one of the most important design goals in modern VLSI systems. Since dynamic power consumption often accounts for the major source of the total power dissipation, multi-v DD designs are quite popular. In this multi-v DD design, designing efficient level-up shifters is crucial. In this paper, we proposed novel level-up shifters called dual step level-up shifter (DSLS) and stacked dual step levelup shifter (SDSLS), and compared the designs with two conventional designs, a conventional level-up shifter (CLS) and contention mitigated level-up shifter (CMLS) in terms of delay, power consumption and power-delay product (PDP) values. DSLS is very effective when the difference between high and low voltages is under 20%, but SDSLS is better otherwise. From simulations, in case of DSLS and SDSLS, we verified that (1) the delays are less than CLS by up to 79.0% and 73.5%, respectively, (2) the power consumptions are less than CLS by up to 14.1% and 50.2%, respectively, and finally (3) the PDP values are better than CLS by at least 77.4% up to 86.8%. In conclusion, the quality of DSLS and SDSLS is excellent in all design quality perspectives. ACKNOWLEDGMENTS This work was supported by Institute for Information & communications Technology Promotion (IITP) grant funded by the Korea government (MSIP) (R , Development of Intelligent Semiconductor Core Technologies for IoT Devices based on Harvest Energy). Techniques for Dual VDD Circuits, Asia and South Pacific Design Automation Conference, 2006, ASP-DAC 2006, pp , 2006 [3] Neil H.E. Weste, et al, CMOS VLSI design: A Circuits and Systems Perspective, Addison Wesley. [4] Canh Q. Tran, et al, Low-power High-speed Level Shifter Design for Block-level Dynamic Voltage Scaling Environment, IEEE International Conference on Integrated Circuit Design and Technology, 2005, ICICDT, pp , [5] Siva Narendra, et al, Scaling of stack effect and its application for leakage reduction, International Symposium on Low Electronics and Design, 2001, ISLPED, pp , Dong-Ik Jeon is received his B.S. in Electronics & Communication Engineering from Hanyang University, Ansan, Korea in 2012, and he is currently working toward a Ph.D. in Electronics and Computer Engineering from Hanyang University, Seoul, Korea. His research interests include the memory controller, DRAM memory architecture, and hybrid memory cube (HMC). Kwang-Soo Han is received his B.S. in Media Communication Engineering in 2011, and MS in Electronics and Computer Engineering from Hanyang University, Seoul, Korea in He is currently working toward a Ph.D. degree in Electronics and Computer Engineering from University of California, San Diego, United States. His interest research includes VLSI design, and embedded multi-core architecture. REFERENCES [1] Ariantha P. Chandrakasan, et al, Minimizing Consumption in Digital CMOS Circuits, Proceedings of the IEEE, Vol.83, pp , [2] Sarvesh H. Kulkarni, et al, Distribution
7 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.5, OCTOBER, Ki-Seok Chung is received his B.S. in Computer Engineering from Seoul National University, Seoul, Korea in 1989, and Ph.D. in Computer Science from University of Illinois at Urbana-Champaign in He was a Senior R&D Engineer at Synopsys, Inc. in Mountain View, CA from 1998 to 2000, and was a Staff Engineer at Intel Corp. in Santa Clara, CA from 2000 to He also worked as an Assistant Professor at Hongik University, Seoul, Korea from 2001 to Currently, he is a Professor at Hanyang University, Seoul, Korea. His research interests include low power embedded system design, multi-core architecture, image processing, reconfigurable processor and DSP design, SoC-platform based verification and system software for MPSoC.
Low Power Design of Schmitt Trigger Based SRAM Cell Using NBTI Technique
Low Power Design of Schmitt Trigger Based SRAM Cell Using NBTI Technique M.Padmaja 1, N.V.Maheswara Rao 2 Post Graduate Scholar, Gayatri Vidya Parishad College of Engineering for Women, Affiliated to JNTU,
More informationDesign of low power SRAM Cell with combined effect of sleep stack and variable body bias technique
Design of low power SRAM Cell with combined effect of sleep stack and variable body bias technique Anjana R 1, Dr. Ajay kumar somkuwar 2 1 Asst.Prof & ECE, Laxmi Institute of Technology, Gujarat 2 Professor
More informationEnergy Efficiency of Power-Gating in Low-Power Clocked Storage Elements
Energy Efficiency of Power-Gating in Low-Power Clocked Storage Elements Christophe Giacomotto 1, Mandeep Singh 1, Milena Vratonjic 1, Vojin G. Oklobdzija 1 1 Advanced Computer systems Engineering Laboratory,
More informationLeakage Power Reduction for Logic Circuits Using Variable Body Biasing Technique
Leakage Power Reduction for Logic Circuits Using Variable Body Biasing Technique Anjana R 1 and Ajay K Somkuwar 2 Assistant Professor, Department of Electronics and Communication, Dr. K.N. Modi University,
More informationA Literature Survey on Low PDP Adder Circuits
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 4, Issue. 12, December 2015,
More informationAnalysis and design of a low voltage low power lector inverter based double tail comparator
Analysis and design of a low voltage low power lector inverter based double tail comparator Surendra kumar 1, Vimal agarwal 2 Mtech scholar 1, Associate professor 2 1,2 Apex Institute Of Engineering &
More informationDESIGNING OF SRAM USING LECTOR TECHNIQUE TO REDUCE LEAKAGE POWER
DESIGNING OF SRAM USING LECTOR TECHNIQUE TO REDUCE LEAKAGE POWER Ashwini Khadke 1, Paurnima Chaudhari 2, Mayur More 3, Prof. D.S. Patil 4 1Pursuing M.Tech, Dept. of Electronics and Engineering, NMU, Maharashtra,
More informationImplementation of dual stack technique for reducing leakage and dynamic power
Implementation of dual stack technique for reducing leakage and dynamic power Citation: Swarna, KSV, Raju Y, David Solomon and S, Prasanna 2014, Implementation of dual stack technique for reducing leakage
More informationEnergy Efficient Voltage Conversion Range of Multiple Level Shifter Design in Multi Voltage Domain
Indian Journal of Science and Technology, Vol 7(S6), 82 86, October 2014 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Energy Efficient Voltage Conversion Range of Multiple Level Shifter Design in
More informationLow Power and High Speed Multi Threshold Voltage Interface Circuits Sherif A. Tawfik and Volkan Kursun, Member, IEEE
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1 Low Power and High Speed Multi Threshold Voltage Interface Circuits Sherif A. Tawfik and Volkan Kursun, Member, IEEE Abstract Employing
More informationLEAKAGE POWER REDUCTION IN CMOS CIRCUITS USING LEAKAGE CONTROL TRANSISTOR TECHNIQUE IN NANOSCALE TECHNOLOGY
LEAKAGE POWER REDUCTION IN CMOS CIRCUITS USING LEAKAGE CONTROL TRANSISTOR TECHNIQUE IN NANOSCALE TECHNOLOGY B. DILIP 1, P. SURYA PRASAD 2 & R. S. G. BHAVANI 3 1&2 Dept. of ECE, MVGR college of Engineering,
More information1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6)
CSE 493/593 Test 2 Fall 2011 Solution 1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6) Decreasing of W to make the gate slower,
More informationESTIMATION OF LEAKAGE POWER IN CMOS DIGITAL CIRCUIT STACKS
ESTIMATION OF LEAKAGE POWER IN CMOS DIGITAL CIRCUIT STACKS #1 MADDELA SURENDER-M.Tech Student #2 LOKULA BABITHA-Assistant Professor #3 U.GNANESHWARA CHARY-Assistant Professor Dept of ECE, B. V.Raju Institute
More informationDesign of a Low Voltage low Power Double tail comparator in 180nm cmos Technology
Research Paper American Journal of Engineering Research (AJER) e-issn : 2320-0847 p-issn : 2320-0936 Volume-3, Issue-9, pp-15-19 www.ajer.org Open Access Design of a Low Voltage low Power Double tail comparator
More informationA Low Power Array Multiplier Design using Modified Gate Diffusion Input (GDI)
A Low Power Array Multiplier Design using Modified Gate Diffusion Input (GDI) Mahendra Kumar Lariya 1, D. K. Mishra 2 1 M.Tech, Electronics and instrumentation Engineering, Shri G. S. Institute of Technology
More informationSURVEY AND EVALUATION OF LOW-POWER FULL-ADDER CELLS
SURVEY ND EVLUTION OF LOW-POWER FULL-DDER CELLS hmed Sayed and Hussain l-saad Department of Electrical & Computer Engineering University of California Davis, C, U.S.. STRCT In this paper, we survey various
More informationComparative Study of Different Low Power Design Techniques for Reduction of Leakage Power in CMOS VLSI Circuits
Comparative Study of Different Low Power Design Techniques for Reduction of Leakage Power in CMOS VLSI Circuits P. S. Aswale M. E. VLSI & Embedded Systems Department of E & TC Engineering SITRC, Nashik,
More informationLeakage Current Analysis
Current Analysis Hao Chen, Latriese Jackson, and Benjamin Choo ECE632 Fall 27 University of Virginia , , @virginia.edu Abstract Several common leakage current reduction methods such
More informationDesign of High Performance Arithmetic and Logic Circuits in DSM Technology
Design of High Performance Arithmetic and Logic Circuits in DSM Technology Salendra.Govindarajulu 1, Dr.T.Jayachandra Prasad 2, N.Ramanjaneyulu 3 1 Associate Professor, ECE, RGMCET, Nandyal, JNTU, A.P.Email:
More informationLow-Power VLSI. Seong-Ook Jung VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering
Low-Power VLSI Seong-Ook Jung 2013. 5. 27. sjung@yonsei.ac.kr VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering Contents 1. Introduction 2. Power classification & Power performance
More informationCHAPTER 3 PERFORMANCE OF A TWO INPUT NAND GATE USING SUBTHRESHOLD LEAKAGE CONTROL TECHNIQUES
CHAPTER 3 PERFORMANCE OF A TWO INPUT NAND GATE USING SUBTHRESHOLD LEAKAGE CONTROL TECHNIQUES 41 In this chapter, performance characteristics of a two input NAND gate using existing subthreshold leakage
More informationDomino Static Gates Final Design Report
Domino Static Gates Final Design Report Krishna Santhanam bstract Static circuit gates are the standard circuit devices used to build the major parts of digital circuits. Dynamic gates, such as domino
More informationIN digital circuits, reducing the supply voltage is one of
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 61, NO. 10, OCTOBER 2014 753 A Low-Power Subthreshold to Above-Threshold Voltage Level Shifter S. Rasool Hosseini, Mehdi Saberi, Member,
More informationSleepy Keeper Approach for Power Performance Tuning in VLSI Design
International Journal of Electronics and Communication Engineering. ISSN 0974-2166 Volume 6, Number 1 (2013), pp. 17-28 International Research Publication House http://www.irphouse.com Sleepy Keeper Approach
More informationA 82.5% Power Efficiency at 1.2 mw Buck Converter with Sleep Control
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.6, DECEMBER, 2016 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2016.16.6.842 ISSN(Online) 2233-4866 A 82.5% Power Efficiency at 1.2 mw
More informationLow Power Design of Successive Approximation Registers
Low Power Design of Successive Approximation Registers Rabeeh Majidi ECE Department, Worcester Polytechnic Institute, Worcester MA USA rabeehm@ece.wpi.edu Abstract: This paper presents low power design
More informationLeakage Power Reduction by Using Sleep Methods
www.ijecs.in International Journal Of Engineering And Computer Science ISSN:2319-7242 Volume 2 Issue 9 September 2013 Page No. 2842-2847 Leakage Power Reduction by Using Sleep Methods Vinay Kumar Madasu
More informationComparative Analysis of Low Power Adiabatic Logic Circuits in DSM Technology
Comparative Analysis of Low Power Adiabatic Logic Circuits in DSM Technology Shaefali Dixit #1, Ashish Raghuwanshi #2, # PG Student [VLSI], Dept. of ECE, IES college of Eng. Bhopal, RGPV Bhopal, M.P. dia
More informationDesign Of Level Shifter By Using Multi Supply Voltage
Design Of Level Shifter By Using Multi Supply Voltage Sowmiya J. 1, Karthika P.S 2, Dr. S Uma Maheswari 3, Puvaneswari G 1M. E. Student, Dept. of Electronics and Communication Engineering, Coimbatore Institute
More informationA NEW APPROACH FOR DELAY AND LEAKAGE POWER REDUCTION IN CMOS VLSI CIRCUITS
http:// A NEW APPROACH FOR DELAY AND LEAKAGE POWER REDUCTION IN CMOS VLSI CIRCUITS Ruchiyata Singh 1, A.S.M. Tripathi 2 1,2 Department of Electronics and Communication Engineering, Mangalayatan University
More informationDesign and Analysis of CMOS based Low Power Carry Select Full Adder
Design and Analysis of CMOS based Low Power Carry Select Full Adder Mayank Sharma 1, Himanshu Prakash Rajput 2 1 Department of Electronics & Communication Engineering Hindustan College of Science & Technology,
More informationWidely Tunable Adaptive Resolution-controlled Read-sensing Reference Current Generation for Reliable PRAM Data Read at Scaled Technologies
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.3, JUNE, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.3.363 ISSN(Online) 2233-4866 Widely Tunable Adaptive Resolution-controlled
More informationTotal reduction of leakage power through combined effect of Sleep stack and variable body biasing technique
Total reduction of leakage power through combined effect of Sleep and variable body biasing technique Anjana R 1, Ajay kumar somkuwar 2 Abstract Leakage power consumption has become a major concern for
More informationCHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS
70 CHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS A novel approach of full adder and multipliers circuits using Complementary Pass Transistor
More informationTHE GROWTH of the portable electronics industry has
IEEE POWER ELECTRONICS LETTERS 1 A Constant-Frequency Method for Improving Light-Load Efficiency in Synchronous Buck Converters Michael D. Mulligan, Bill Broach, and Thomas H. Lee Abstract The low-voltage
More informationMTCMOS Post-Mask Performance Enhancement
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.4, NO.4, DECEMBER, 2004 263 MTCMOS Post-Mask Performance Enhancement Kyosun Kim*, Hyo-Sig Won**, and Kwang-Ok Jeong** Abstract In this paper, we motivate
More informationDesign & Analysis of Low Power Full Adder
1174 Design & Analysis of Low Power Full Adder Sana Fazal 1, Mohd Ahmer 2 1 Electronics & communication Engineering Integral University, Lucknow 2 Electronics & communication Engineering Integral University,
More informationOptimization of power in different circuits using MTCMOS Technique
Optimization of power in different circuits using MTCMOS Technique 1 G.Raghu Nandan Reddy, 2 T.V. Ananthalakshmi Department of ECE, SRM University Chennai. 1 Raghunandhan424@gmail.com, 2 ananthalakshmi.tv@ktr.srmuniv.ac.in
More informationLow Power Realization of Subthreshold Digital Logic Circuits using Body Bias Technique
Indian Journal of Science and Technology, Vol 9(5), DOI: 1017485/ijst/2016/v9i5/87178, Februaru 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Low Power Realization of Subthreshold Digital Logic
More informationA Clock Generating System for USB 2.0 with a High-PSR Bandgap Reference Generator
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 14, Number 4, 2011, 380 391 A Clock Generating System for USB 2.0 with a High-PSR Bandgap Reference Generator Seok KIM 1, Seung-Taek YOO 1,2,
More informationShort-Circuit Power Reduction by Using High-Threshold Transistors
J. Low Power Electron. Appl. 2012, 2, 69-78; doi:10.3390/jlpea2010069 OPEN ACCESS Journal of Low Power Electronics and Applications ISSN 2079-9268 www.mdpi.com/journal/jlpea/ Article Short-Circuit Power
More informationNear-threshold Computing of Single-rail MOS Current Mode Logic Circuits
Research Journal of Applied Sciences, Engineering and Technology 5(10): 2991-2996, 2013 ISSN: 2040-7459; e-issn: 2040-7467 Maxwell Scientific Organization, 2013 Submitted: September 16, 2012 Accepted:
More informationII. Previous Work. III. New 8T Adder Design
ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: High Performance Circuit Level Design For Multiplier Arun Kumar
More informationLow Power Design for Systems on a Chip. Tutorial Outline
Low Power Design for Systems on a Chip Mary Jane Irwin Dept of CSE Penn State University (www.cse.psu.edu/~mji) Low Power Design for SoCs ASIC Tutorial Intro.1 Tutorial Outline Introduction and motivation
More informationDesign and Analysis of Low-Power 11- Transistor Full Adder
Design and Analysis of Low-Power 11- Transistor Full Adder Ravi Tiwari, Khemraj Deshmukh PG Student [VLSI, Dept. of ECE, Shri Shankaracharya Technical Campus(FET), Bhilai, Chattisgarh, India 1 Assistant
More informationPramoda N V Department of Electronics and Communication Engineering, MCE Hassan Karnataka India
Advanced Low Power CMOS Design to Reduce Power Consumption in CMOS Circuit for VLSI Design Pramoda N V Department of Electronics and Communication Engineering, MCE Hassan Karnataka India Abstract: Low
More informationLeakage Power Reduction Through Hybrid Multi-Threshold CMOS Stack Technique In Power Gating Switch
Leakage Power Reduction Through Hybrid Multi-Threshold CMOS Stack Technique In Power Gating Switch R.Divya, PG scholar, Karpagam University, Coimbatore, India. J.Muralidharan M.E., (Ph.D), Assistant Professor,
More informationNovel Buffer Design for Low Power and Less Delay in 45nm and 90nm Technology
Novel Buffer Design for Low Power and Less Delay in 45nm and 90nm Technology 1 Mahesha NB #1 #1 Lecturer Department of Electronics & Communication Engineering, Rai Technology University nbmahesh512@gmail.com
More informationDynamic Voltage and Frequency Scaling for Power- Constrained Design using Process Voltage and Temperature Sensor Circuits
Journal of Information Processing Systems, Vol.7, No.1, March 2011 DOI : 10.3745/JIPS.2011.7.1.093 Dynamic Voltage and Frequency Scaling for Power- Constrained Design using Process Voltage and Temperature
More informationStudy and Analysis of CMOS Carry Look Ahead Adder with Leakage Power Reduction Approaches
Indian Journal of Science and Technology, Vol 9(17), DOI: 10.17485/ijst/2016/v9i17/93111, May 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Study and Analysis of CMOS Carry Look Ahead Adder with
More informationEnergy Efficient Full-adder using GDI Technique
Energy Efficient Full-adder using GDI Technique Balakrishna.Batta¹, Manohar.Choragudi², Mahesh Varma.D³ ¹P.G Student, Kakinada Institute of Engineering and technology, korangi, JNTUK, A.P, INDIA ²Assistant
More informationComparative Study of Different Modes for Reducing Leakage and Dynamic Power through Layout Implementation
International Journal of Engineering and Applied Sciences (IJEAS) ISSN: 2394-3661, Volume-2, Issue-3, March 2015 Comparative Study of Different Modes for Reducing Leakage and Dynamic Power through Layout
More informationPower Efficient Level Shifter for 16 nm FinFET Near Threshold Circuits
774 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 24, NO. 2, FEBRUARY 2016 Power Efficient Level Shifter for 16 nm FinFET Near Threshold Circuits Alexander Shapiro and Eby G. Friedman
More informationMinimizing the Sub Threshold Leakage for High Performance CMOS Circuits Using Stacked Sleep Technique
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 10, Number 3 (2017), pp. 323-335 International Research Publication House http://www.irphouse.com Minimizing the Sub Threshold Leakage
More informationA Novel Latch design for Low Power Applications
A Novel Latch design for Low Power Applications Abhilasha Deptt. of Electronics and Communication Engg., FET-MITS Lakshmangarh, Rajasthan (India) K. G. Sharma Suresh Gyan Vihar University, Jagatpura, Jaipur,
More informationSTT-MRAM Read-circuit with Improved Offset Cancellation
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.3, JUNE, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.3.347 ISSN(Online) 2233-4866 STT-MRAM Read-circuit with Improved Offset
More informationTIQ Based Analog to Digital Converters and Power Reduction Principles
JOINT ADVANCED STUDENT SCHOOL 2011, MOSCOW TIQ Based Analog to Digital Converters and Power eduction Principles Final eport by Vahe Arakelyan 2nd year Master Student Synopsys Armenia Educational Department,
More informationA Novel Dual Stack Sleep Technique for Reactivation Noise suppression in MTCMOS circuits
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 3, Issue 3 (Sep. Oct. 2013), PP 32-37 e-issn: 2319 4200, p-issn No. : 2319 4197 A Novel Dual Stack Sleep Technique for Reactivation Noise suppression
More informationEECS 427 Lecture 22: Low and Multiple-Vdd Design
EECS 427 Lecture 22: Low and Multiple-Vdd Design Reading: 11.7.1 EECS 427 W07 Lecture 22 1 Last Time Low power ALUs Glitch power Clock gating Bus recoding The low power design space Dynamic vs static EECS
More informationContents. Preface. Abstract. 1 Introduction Overview... 1
Abstract Current research efforts have yielded a large number of adder architectures resulting in a wide variety of adders that could be modified to yield optimal, least processing time delay and energy
More information[Vivekanand*, 4.(12): December, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY DESIGN AND IMPLEMENTATION OF HIGH RELIABLE 6T SRAM CELL V.Vivekanand*, P.Aditya, P.Pavan Kumar * Electronics and Communication
More informationt Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR
AN ENERGY-EFFICIENT LEAKAGE-TOLERANT DYNAMIC CIRCUIT TECHNIQUE Lei Wang, Ram K. Krishnamurthyt, K. Soumyanatht, and Naresh R. Shanbhag Coordinated Science Laboratory, Department of Electrical and Computer
More informationA 12-bit 100kS/s SAR ADC for Biomedical Applications. Sung-Chan Rho 1 and Shin-Il Lim 2. Seoul, Korea. Abstract
, pp.17-22 http://dx.doi.org/10.14257/ijunesst.2016.9.8.02 A 12-bit 100kS/s SAR ADC for Biomedical Applications Sung-Chan Rho 1 and Shin-Il Lim 2 1 Department of Electronics and Computer Engineering, Seokyeong
More informationLOW POWER NOVEL HYBRID ADDERS FOR DATAPATH CIRCUITS IN DSP PROCESSOR
LOW POWER NOVEL HYBRID ADDERS FOR DATAPATH CIRCUITS IN DSP PROCESSOR B. Sathiyabama 1, Research Scholar, Sathyabama University, Chennai, India, mathumithasurya@gmail.com Abstract Dr. S. Malarkkan 2, Principal,
More informationInvestigation on Performance of high speed CMOS Full adder Circuits
ISSN (O): 2349-7084 International Journal of Computer Engineering In Research Trends Available online at: www.ijcert.org Investigation on Performance of high speed CMOS Full adder Circuits 1 KATTUPALLI
More informationCOMPREHENSIVE ANALYSIS OF ENHANCED CARRY-LOOK AHEAD ADDER USING DIFFERENT LOGIC STYLES
COMPREHENSIVE ANALYSIS OF ENHANCED CARRY-LOOK AHEAD ADDER USING DIFFERENT LOGIC STYLES PSowmya #1, Pia Sarah George #2, Samyuktha T #3, Nikita Grover #4, Mrs Manurathi *1 # BTech,Electronics and Communication,Karunya
More informationUltra Low Power VLSI Design: A Review
International Journal of Emerging Engineering Research and Technology Volume 4, Issue 3, March 2016, PP 11-18 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Ultra Low Power VLSI Design: A Review G.Bharathi
More informationA Novel Low-Power Scan Design Technique Using Supply Gating
A Novel Low-Power Scan Design Technique Using Supply Gating S. Bhunia, H. Mahmoodi, S. Mukhopadhyay, D. Ghosh, and K. Roy School of Electrical and Computer Engineering, Purdue University, West Lafayette,
More informationISSN:
1061 Area Leakage Power and delay Optimization BY Switched High V TH Logic UDAY PANWAR 1, KAVITA KHARE 2 12 Department of Electronics and Communication Engineering, MANIT, Bhopal 1 panwaruday1@gmail.com,
More informationDesignCon Design of a Low-Power Differential Repeater Using Low Voltage and Charge Recycling. Brock J. LaMeres, University of Colorado
DesignCon 2005 Design of a Low-Power Differential Repeater Using Low Voltage and Charge Recycling Brock J. LaMeres, University of Colorado Sunil P. Khatri, Texas A&M University Abstract Advances in System-on-Chip
More informationLow Power, Area Efficient FinFET Circuit Design
Low Power, Area Efficient FinFET Circuit Design Michael C. Wang, Princeton University Abstract FinFET, which is a double-gate field effect transistor (DGFET), is more versatile than traditional single-gate
More informationAdiabatic Logic Circuits for Low Power, High Speed Applications
IJSTE - International Journal of Science Technology & Engineering Volume 3 Issue 10 April 2017 ISSN (online): 2349-784X Adiabatic Logic Circuits for Low Power, High Speed Applications Satyendra Kumar Ram
More informationDesign and Analysis of Sram Cell for Reducing Leakage in Submicron Technologies Using Cadence Tool
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 10, Issue 2 Ver. II (Mar Apr. 2015), PP 52-57 www.iosrjournals.org Design and Analysis of
More information2-Bit Magnitude Comparator Design Using Different Logic Styles
International Journal of Engineering Science Invention ISSN (Online): 2319 6734, ISSN (Print): 2319 6726 Volume 2 Issue 1 ǁ January. 2013 ǁ PP.13-24 2-Bit Magnitude Comparator Design Using Different Logic
More informationDesign and Analysis of Low Power Level Shifter in IC Applications
Design and Analysis of Low Power Level Shifter in IC Applications Meenu Singh Priyanka Goyal Ajeet Kumar Yadav ABSTRACT In this paper, level Shifter circuit is analyzed which is efficient for converting
More informationCHAPTER 3 NEW SLEEPY- PASS GATE
56 CHAPTER 3 NEW SLEEPY- PASS GATE 3.1 INTRODUCTION A circuit level design technique is presented in this chapter to reduce the overall leakage power in conventional CMOS cells. The new leakage po leepy-
More informationDesigning Of A New Low Voltage CMOS Schmitt Trigger Circuit And Its Applications on Reduce Power Dissipation
IJISET - International Journal of Innovative Science, Engineering & Technology, Vol. Issue 1, December 015. www.ijiset.com ISSN 348 7968 Designing Of A New Low Voltage CMOS Schmitt Trigger Circuit And
More informationPerformance Analysis of Novel Domino XNOR Gate in Sub 45nm CMOS Technology
Performance Analysis of Novel Domino Gate in Sub 45nm CMOS Technology AMIT KUMAR PANDEY, RAM AWADH MISHRA, RAJENDRA KUMAR NAGARIA Department of Electronics and Communication Engineering MNNIT Allahabad-211004
More informationBICMOS Technology and Fabrication
12-1 BICMOS Technology and Fabrication 12-2 Combines Bipolar and CMOS transistors in a single integrated circuit By retaining benefits of bipolar and CMOS, BiCMOS is able to achieve VLSI circuits with
More informationHigh Speed Low Power Noise Tolerant Multiple Bit Adder Circuit Design Using Domino Logic
High Speed Low Power Noise Tolerant Multiple Bit Adder Circuit Design Using Domino Logic M.Manikandan 2,Rajasri 2,A.Bharathi 3 Assistant Professor, IFET College of Engineering, Villupuram, india 1 M.E,
More informationA new 6-T multiplexer based full-adder for low power and leakage current optimization
A new 6-T multiplexer based full-adder for low power and leakage current optimization G. Ramana Murthy a), C. Senthilpari, P. Velrajkumar, and T. S. Lim Faculty of Engineering and Technology, Multimedia
More informationINTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY
INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY A PATH FOR HORIZING YOUR INNOVATIVE WORK DESIGN OF LOW POWER MULTIPLIERS USING APPROXIMATE ADDER MR. PAWAN SONWANE 1, DR.
More informationLeakage Diminution of Adder through Novel Ultra Power Gating Technique
Leakage Diminution of Adder through Novel Ultra Power Gating Technique Aushi Marwah; Prof. Meenakshi Mishra ShriRam College of Engineering & Management, Banmore Abstract: Technology scaling helps us to
More informationSUBTHRESHOLD CIRCUIT DESIGN FOR HIGH PERFORMANCE
SUBTHRESHOLD CIRCUIT DESIGN FOR HIGH PERFORMANCE K. VIKRANTH REDDY 1, M. MURALI KRISHNA 2, K. LAL KISHORE 3 1 M.Tech. Student, Department of ECE, GITAM University, Visakhapatnam, INDIA 2 Assistant Professor,
More informationLow Power &High Speed Domino XOR Cell
Low Power &High Speed Domino XOR Cell Payal Soni Electronics and Communication Department, FET- Mody University Lakshmangarh, Dist.-Sikar, India E-mail: payal.soni3091@gmail.com Abstract Shiwani Singh
More informationImplementation of High Performance Carry Save Adder Using Domino Logic
Page 136 Implementation of High Performance Carry Save Adder Using Domino Logic T.Jayasimha 1, Daka Lakshmi 2, M.Gokula Lakshmi 3, S.Kiruthiga 4 and K.Kaviya 5 1 Assistant Professor, Department of ECE,
More informationNovel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis
Novel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis N. Banerjee, A. Raychowdhury, S. Bhunia, H. Mahmoodi, and K. Roy School of Electrical and Computer Engineering, Purdue University,
More informationA Low Power and Area Efficient Full Adder Design Using GDI Multiplexer
A Low Power and Area Efficient Full Adder Design Using GDI Multiplexer G.Bramhini M.Tech (VLSI), Vidya Jyothi Institute of Technology. G.Ravi Kumar, M.Tech Assistant Professor, Vidya Jyothi Institute of
More informationA 4b/cycle Flash-assisted SAR ADC with Comparator Speed-boosting Technique
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.18, NO.2, APRIL, 2018 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2018.18.2.281 ISSN(Online) 2233-4866 A 4b/cycle Flash-assisted SAR ADC with
More informationAn Analysis of Novel CMOS Ring Oscillator Using LECTOR Technique with Minimum Leakage
Available online www.ejaet.com European Journal of Advances in Engineering and Technology, 2017, 4 (1): 44-48 Research Article ISSN: 2394-658X An Analysis of Novel CMOS Ring Oscillator Using LECTOR Technique
More informationDesign of Low Power High Speed Fully Dynamic CMOS Latched Comparator
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 10, Issue 4 (April 2014), PP.01-06 Design of Low Power High Speed Fully Dynamic
More informationA Comparative Study of Π and Split R-Π Model for the CMOS Driver Receiver Pair for Low Energy On-Chip Interconnects
International Journal of Scientific and Research Publications, Volume 3, Issue 9, September 2013 1 A Comparative Study of Π and Split R-Π Model for the CMOS Driver Receiver Pair for Low Energy On-Chip
More informationA HIGH SPEED & LOW POWER 16T 1-BIT FULL ADDER CIRCUIT DESIGN BY USING MTCMOS TECHNIQUE IN 45nm TECHNOLOGY
A HIGH SPEED & LOW POWER 16T 1-BIT FULL ADDER CIRCUIT DESIGN BY USING MTCMOS TECHNIQUE IN 45nm TECHNOLOGY Jasbir kaur 1, Neeraj Singla 2 1 Assistant Professor, 2 PG Scholar Electronics and Communication
More informationInternational Journal of Modern Trends in Engineering and Research
International Journal of Modern Trends in Engineering and Research www.ijmter.com e-issn No.:2349-9745, Date: 28-30 April, 2016 Temperaments in the Design of Low-voltage Low-power Double Tail Comparator
More informationA design of 16-bit adiabatic Microprocessor core
194 A design of 16-bit adiabatic Microprocessor core Youngjoon Shin, Hanseung Lee, Yong Moon, and Chanho Lee Abstract A 16-bit adiabatic low-power Microprocessor core is designed. The processor consists
More informationA Low-Power High-speed Pipelined Accumulator Design Using CMOS Logic for DSP Applications
International Journal of Research Studies in Computer Science and Engineering (IJRSCSE) Volume. 1, Issue 5, September 2014, PP 30-42 ISSN 2349-4840 (Print) & ISSN 2349-4859 (Online) www.arcjournals.org
More informationAS very large-scale integration (VLSI) circuits continue to
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 49, NO. 11, NOVEMBER 2002 2001 A Power-Optimal Repeater Insertion Methodology for Global Interconnects in Nanometer Designs Kaustav Banerjee, Member, IEEE, Amit
More informationTopic 6. CMOS Static & Dynamic Logic Gates. Static CMOS Circuit. NMOS Transistors in Series/Parallel Connection
NMOS Transistors in Series/Parallel Connection Topic 6 CMOS Static & Dynamic Logic Gates Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Transistors can be thought
More informationRobust Ultra-Low Power Sub-threshold DTMOS Logic Λ
Robust Ultra-Low Power Sub-threshold DTMOS Logic Λ Hendrawan Soeleman, Kaushik Roy, and Bipul Paul Purdue University Department of Electrical and Computer Engineering West Lafayette, IN 797, USA fsoeleman,
More informationA Novel Low Power, High Speed 14 Transistor CMOS Full Adder Cell with 50% Improvement in Threshold Loss Problem
A Novel Low Power, High Speed 4 Transistor CMOS Full Adder Cell with 5% Improvement in Threshold Loss Problem T. Vigneswaran, B. Mukundhan, and P. Subbarami Reddy Abstract Full adders are important components
More information