Lab 5: Differential Amplifier.
|
|
- Ronald Johnathan Mason
- 5 years ago
- Views:
Transcription
1 epartent of Electrical and oputer Engineering Fall 1 Lab 5: ifferential plifier. 1. OBJETIVES Explore the operation of differential FET aplifier with resistive and active loads: Measure the coon and differential ode open circuit voltage gains; Measure the frequency response of gains and coon ode rejection ratio.. INTOUTION.1. ifferential pair. In this lab we will study the basics of operation of differential aplifier. The heart of differential aplifier is differential pair coposed of two transistors. In our case it will be two NMOS transistors (fro L115). We will bias both of these NFETs using NMOS current irror like in previous labs (ade of 47 NFETs). Figure 1 shows the circuit with no signal applied and no load connected. V Figure 1. In this circuit and NFETs are differential pair that is biased by - current irror. s long as and are identical and have identical resistors in their drain circuits the differential pair branches are indistinguishable fro each other and should each take ½ of I bias. Hence and are biased by ½ of I bias and should have corresponding (identical) gate transconductance and output resistance. learly, the task of biasing is alost exactly the sae as in case of S aplifier only now we need to have twice bigger I bias. oon ode operation is when input signal is applied to both gates of and siultaneously. Figure shows this case. For the syetric branches and ideal current source bias (I bias ) the and drain currents cannot be changed. V V3 V4 Figure. 1
2 epartent of Electrical and oputer Engineering Fall 1 Then no response to coon ode excitation can be expected at either of branches (see operation of current source biased S aplifier without any source bypass capacitor). In this ideal case drain signal voltages in both and branches are zero. When the realistic current source bias is considered ( has finite output resistance) then soe slight variation of the branch currents are possible and soe signal can appear at drains of and. gain, it is expected to be sall like in case of S aplifier without any source bypass capacitor. learly, for perfectly syetric differential pair one can expect V 3 = V 4. If the output is taken as a difference between drain voltages of and then the response to coon ode excitation is going to be zero. In reality, there is always soe isatch between branches in differential pair and soe difference between V 3 and V 4 can arise. The aount of output signal that appears in response to coon ode excitation is characterized by V3 - V4 coon ode voltage gain:. (1) gain, ideally is zero and becoes nonzero only due to branch isatch and finite output resistance of bias current source. learly, this logic is applicable to properly biased transistors, in our case we need to keep all transistors in saturation; hence there is always a liit on aplitude of input signal that can be tolerated. ifferential ode operation is when input signal is applied as a difference between gates of and. Figure 3 circuit illustrates this case. V V3 V4 Figure 3. Now the input signal changes gate voltages at and out-of-phase. We can visualize positive excitation as: ½ of it increasing V G4 above zero and ½ of it decreasing V G3 below zero. Hence, pure differential input corresponds to identical in aplitude but out-of-phase excitation of two branches of differential pair. Under input signal applied the drain currents in two branches change for the sae aount but with different polarity. In exaple above, I 4 will increase above ½ I bias and I 3 will decrease below ½ I bias in response to positive half wave of differential input. onsequently, the V 4 will decrease below and V 3 will increase above their respective bias value (in ideal syetric syste these biases are the sae, of course). Since su of drain currents flowing through and should reain equal to I bias (sall difference can only arise due to finite output resistance of ), the signal voltages at drains of and are equal in aplitude but out-ofphase. The aount of output signal that appears in response to differential ode excitation is characterized by V3 - V4 differential ode voltage gain: g r. () oon ode rejection ration is defined as: M. (3)
3 epartent of Electrical and oputer Engineering Fall 1.. Single ended output. It is often desired to take output not differentially but fro single end, i.e. fro the drain of one of the g or transistor with respect to ground. In that case the would decrease twice (, r is ignored) since only half of the input is being used to generate what is now called the output voltage. M can degrade since the output resistance of ( r ) atters in single ended output case. oon ode voltage gain becoes. and M g r r learly, there is no need to have in both branches of differential pair if only single ended output operation is expected. Naely, if the output is to be taken fro drain of, then in drain of can be eliinated (Figure 4a). V (a) Figure 4. If the input is also expected to be in single ended for one can ground the gate of one of transistors in differential pair, for instance, gate of. This type of connection is neither pure differential nor pure coon ode but ixture of the. OM VG4 VG3 oon ode part of input signal can be calculated as:, (4) IF and differential ode part of input signal is: VG4 VG3. (5) Now the expected single ended output voltage is: IF OM g r, (6) since is often <<. It should be noted that it does not atter what gate is grounded. We could very well ground gate of and apply signal to gate of and would collect output voltage fro drain of. Only sign of the gain would change (Equation 6). learly, the single ended gain of differential aplifier with resistive load is liited by the sae considerations as in case of S aplifier..3. ctive load. ctive load is expected to iprove the differential ode voltage gain a lot. Figure 5 shows the scheatic of the differential aplifier with active load. Firstly, the active load current irror action will get rid of factor of two in denoinator of equation 6, i.e. increasing gain twofold. Secondly, the will be effectively replaced 3 V (b)
4 epartent of Electrical and oputer Engineering Fall 1 with output resistance of an active load transistor, thus, gain will be increased further. oon ode voltage gain, on the other hand, will be reduced since for coon ode operation the drain of is effectively connected to ground through 1/g 5, where g 5 is gate transconductance of M5. However, whenever we have capacitive load (actual or parasitic one) the increased output ipedance of the actively loaded differential pair would liit bandwidth of differential ode voltage gain. Parasitic capacitance in parallel with bias current source can degrade M even before starts to degrade. We will easure frequency response of differential aplifier with active load in lab. ctive load will be constructed out of two PMOS transistors of L115. M5 M6 V Figure 5. With active load the voltage gain of the differential aplifier with single ended input will be: r g r rm6 g. (7) V 3. PELIMINY LB in 3.1. onsider circuit in Figure 1. ssue = V = 5 V. ssue that and are both to be biased with 5 µ. Estiate the value of that would lead to the desired bias. Use paraeters of and fro prelab of laboratory. 3.. onsider circuit in Figure. ssue = V = 5 V and = 1 kω. ssue that and are both to be biased with 5 µ. Estiate the axiu aplitude of the input voltage that can be applied without driving FETs into nonsaturation? 3.3. onsider circuit in Figure 3. ssue = V = 5 V and = 1 kω. ssue that and are both to be biased with 5 µ. Use lab experiental value of the gate transconductance for both and. alculate the differential ode voltage gains for differential and single ended outputs onsider circuit in Figure 4b. ssue all paraeters fro 3.3. alculate the voltage gain defined as a ratio of to onsider circuit in Figure 5. ssue 5 µ biases for either of branches of differential pair. Estiate voltage gain ( / ) using your lab data obtained for S aplifier. 4
5 epartent of Electrical and oputer Engineering Fall 1 4. EXPEIMENT (pay attention that easureents are fast but 4.5 can take tie) 4.1. sseble differential aplifier (Figure 1) using V = = 5 V and = 1 kω. Select 5 kω potentioeter and adjust it to obtain I bias = 5 µ. Make sure that all transistors are in saturation. Present the data confiring the saturation ode of Perfor easureents of the coon ode voltage gain using circuit fro Figure. Use sine wave input voltage with 1 khz frequency. djust input voltage aplitude to produce enough output signal but with no distortions. Measure both the single end and the differential output using oscilloscope. Present the data in the for of table. oent on results Perfor easureents of the differential ode voltage gain on the sae circuit. pply input signal as shown in Figure 4b but keep in both branches of differential pair. Measure both single end and differential output using oscilloscope. Present the data in the for of table. oent on results. alculate M using 4. and 4.3 data Measure the differential ode voltage gain for the circuit in Figure 4b, i.e. reove fro branch of circuit fro 4.3. opare with 4.3 easureent results. Explain your observations sseble circuit fro Figure 5. Measure the differential ode voltage gain at 1 khz. djust input signal aplitude to obtain undistorted output wavefor (you ight want to use voltage divider). Measure the corresponding coon ode voltage gain. Measure high 3dB frequency of differential and coon ode voltage gains and then for M. Present the data in the for of table. opare with 4.4 easureent results. Explain your observations. 4. EPOT The report should include the lab goals, short description of the work, the experiental and siulated data presented in plots, the data analysis and coparison followed by conclusions. Please follow the steps in the experiental part and clearly present all the results of easureents. Be creative; try to find soething interesting to coent on. 5
Lab 2: Common Source Amplifier.
epartet of Electrical ad Coputer Egieerig Fall 1 Lab : Coo Source plifier. 1. OBJECTIVES Study ad characterize Coo Source aplifier: Bias CS ap usig MOSFET curret irror; Measure gai of CS ap with resistive
More informationAmplifiers and Feedback
6 A Textbook of Operational Transconductance Aplifier and AIC Chapter Aplifiers and Feedback. INTRODUCTION Practically all circuits using Operational Transconductance Aplifiers are based around one of
More informationExperiment 7: Frequency Modulation and Phase Locked Loops October 11, 2006
Experient 7: Frequency Modulation and Phase ocked oops October 11, 2006 Frequency Modulation Norally, we consider a voltage wave for with a fixed frequency of the for v(t) = V sin(ω c t + θ), (1) where
More informationA 1.2V rail-to-rail 100MHz amplifier.
University of Michigan, EECS413 Final project. A 1.2V rail-to-rail 100MHz aplifier. 1 A 1.2V rail-to-rail 100MHz aplifier. Mark Ferriss, Junghwan Han, Joshua Jaeyoung Kang, University of Michigan. Abstract
More informationUNIT - II CONTROLLED RECTIFIERS (Line Commutated AC to DC converters) Line Commutated Converter
UNIT - II CONTROLLED RECTIFIERS (Line Coutated AC to DC converters) INTRODUCTION TO CONTROLLED RECTIFIERS Controlled rectifiers are line coutated ac to power converters which are used to convert a fixed
More informationL It indicates that g m is proportional to the k, W/L ratio and ( VGS Vt However, a large V GS reduces the allowable signal swing at the drain.
Field-Effect Transistors (FETs) 3.9 MOSFET as an Aplifier Sall-signal equivalent circuit odels Discussions about the MOSFET transconductance W Forula 1: g = k n ( VGS Vt ) L It indicates that g is proportional
More informationELEC2202 Communications Engineering Laboratory Frequency Modulation (FM)
ELEC Counications Engineering Laboratory ---- Frequency Modulation (FM) 1. Objectives On copletion of this laboratory you will be failiar with: Frequency odulators (FM), Modulation index, Bandwidth, FM
More informationV is the differential mode input voltage. g
ICCS2005 CMOS Single-Supply Op-p Design For Hearing id pplication Soon-Suck Jarng*, Lingfen Chen **, You-Jung Kwon * * Departent of Inforation Control & Instruentation, Chosun University, Gwang-Ju, Korea
More informationA NEW CMOS DIFFERENTIAL OTRA DESIGN FOR THE LOW VOLTAGE POWER SUPPLIES IN THE SUB-MICRON TECHNOLOGIES
A NEW CMOS DIFFERENTIAL OTRA DESIGN FOR THE LOW VOLTAGE POWER SUPPLIES IN THE SUB-MICRON TECHNOLOGIES Alper Duruk 1 Hakan Kuntan 2 e-ail: alper.duruk@st.co e-ail: kuntan@ehb.itu.edu.tr 1 ST Microelectronics
More informationECE4902 C Lab 7
ECE902 C2012 - Lab MOSFET Differential Amplifier Resistive Load Active Load PURPOSE: The primary purpose of this lab is to measure the performance of the differential amplifier. This is an important topology
More informationRelation between C/N Ratio and S/N Ratio
Relation between C/N Ratio and S/N Ratio In our discussion in the past few lectures, we have coputed the C/N ratio of the received signals at different points of the satellite transission syste. The C/N
More informationCompensated Single-Phase Rectifier
Copensated Single-Phase Rectifier Jānis DoniĦš Riga Technical university jdonins@gail.co Abstract- Paper describes ethods of rectified DC pulsation reduction adding a ensation node to a single phase rectifier.
More informationA simple charge sensitive preamplifier for experiments with a small number of detector channels
A siple charge sensitive preaplifier for experients with a sall nuber of detector channels laudio Arnaboldi and Gianluigi Pessina Istituto Nazionale di Fisica Nucleare (INFN) Università degli Studi di
More informationA HIGH POWER FACTOR THREE-PHASE RECTIFIER BASED ON ADAPTIVE CURRENT INJECTION APPLYING BUCK CONVERTER
9th International onference on Power Electronics Motion ontrol - EPE-PEM Košice A HIGH POWER FATOR THREE-PHASE RETIFIER BASE ON AAPTIVE URRENT INJETION APPYING BUK ONVERTER Žarko Ja, Predrag Pejović EE
More informationObjectives The purpose of this lab is build and analyze Differential amplifiers based on NMOS transistors (or NPN transistors).
1 Lab 03: Differential Amplifiers (MOSFET) (20 points) NOTE: 1) Please use the basic current mirror from Lab01 for the second part of the lab (Fig. 3). 2) You can use the same chip as the basic current
More informationDifferential Amplifier
CHAPTE 4 ifferential Aplifier Analo IC Analysis and esin 4- Chih-Chen Hsieh Outline. Sinle-Ended and ifferential Operation. Basic ifferential Pair 3. Coon-Mode esponse 4. ifferential Pair with MOS Loads
More informationSingle Stage Amplifier
CHAPTE 3 Sle Stae Aplifier Analo IC Analysis and esin 3- Chih-Chen Hsieh Outle. Coon-Source Aplifier. Coon-Source Ap with Source eeneration 3. Coon-ra Aplifier 4. Coon-Gate Aplifier 5. Cascode Aplifier
More informationEE4902 C Lab 7
EE4902 C2007 - Lab 7 MOSFET Differential Amplifier Resistive Load Active Load PURPOSE: The primary purpose of this lab is to measure the performance of the differential amplifier. This is an important
More informationUniversity of Pittsburgh
University of Pittsburgh Experiment #4 Lab Report MOSFET Amplifiers and Current Mirrors Submission Date: 07/03/2018 Instructors: Dr. Ahmed Dallal Shangqian Gao Submitted By: Nick Haver & Alex Williams
More information55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.
Exam 3 Name: Score /65 Question 1 Unless stated otherwise, each question below is 1 point. 1. An engineer designs a class-ab amplifier to deliver 2 W (sinusoidal) signal power to an resistive load. Ignoring
More informationPower Improvement in 64-Bit Full Adder Using Embedded Technologies Er. Arun Gandhi 1, Dr. Rahul Malhotra 2, Er. Kulbhushan Singla 3
Power Iproveent in 64-Bit Full Adder Using Ebedded Technologies Er. Arun Gandhi 1, Dr. Rahul Malhotra 2, Er. Kulbhushan Singla 3 1 Departent of ECE, GTBKIET, Chhapianwali Malout, Punjab 2 Director, Principal,
More informationECEN 474/704 Lab 6: Differential Pairs
ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers
More informationPart 9: Basic AC Theory
Part 9: Basic AC Theory 9.1 Advantages Of AC Systes Dealing with alternating current (AC) supplies is on the whole ore coplicated than dealing with DC current, However there are certain advantages of AC
More informationHIGH FREQUENCY LASER BASED ACOUSTIC MICROSCOPY USING A CW GENERATION SOURCE
HIGH FREQUENCY LASER BASED ACOUSTIC MICROSCOPY USING A CW GENERATION SOURCE T.W. Murray, O. Balogun, and N. Pratt Departent of Aerospace and Mechanical Engineering, Boston University, Boston MA 0225 Abstract:
More informationUNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering
UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering EXPERIMENT 8 MOSFET AMPLIFIER CONFIGURATIONS AND INPUT/OUTPUT IMPEDANCE OBJECTIVES The purpose of this experiment
More informationChapter 6. POWER AMPLIFIERS
hapter 6. OWER AMFERS An aplifying syste usually has several cascaded stages. The input and interediate stages are sall signal aplifiers. Their function is only to aplify the input signal to a suitable
More informationECE 340 Lecture 40 : MOSFET I
ECE 340 Lecture 40 : MOSFET I Class Outline: MOS Capacitance-Voltage Analysis MOSFET - Output Characteristics MOSFET - Transfer Characteristics Things you should know when you leave Key Questions How do
More informationDifferential Amplifier with Active Load
EEEB73 Electronics nalysis & Desin (7) Differential plifier with ctive Loa Learnin Outcoe ble to: Describe active loas. Desin a iff-ap with an active loa to yiel a specifie ifferential-oe voltae ain. Reference:
More informationECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers
ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic
More informationLecture 17. Small AC Signal Model of FET. Wednesday 6/12/2017 FET Small AC Signal Model 1-1
Lecture 17 Sall AC Signal Model of FET Wednesday 6/12/2017 FET Sall AC Signal Model 1-1 Outline Sall AC Signal Equivalent Circuits for FETs Aplifier Circuits Exaples Introduction to Power Electronics Power
More informationENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration)
Revised 2/16/2007 ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration) *NOTE: The text mentioned below refers to the Sedra/Smith, 5th edition.
More informationAnalysis and Design of Single-ended Inductivelydegenerated Interstage Matched Common-source Cascode CMOS LNA
International Journal of Research in Advent Technology, Vol.3, No.12, Deceber 2015 Analysis and Design of Single-ended Inductivelydegenerated Interstage Matched Coon-source Cascode CMOS LNA Rohit Kuar
More informationUNIVERSITY OF NORTH CAROLINA AT CHARLOTTE. Department of Electrical and Computer Engineering
UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering Experiment No. 9 - MOSFET Amplifier Configurations Overview: The purpose of this experiment is to familiarize
More informationMicroelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC
Microelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC F. Xavier Moncunill Autumn 2018 5 Analog integrated circuits Exercise 5.1 This problem aims to follow the steps in the design of
More informationFatih University Electrical and Electronics Engineering Department EEE Communications I EXPERIMENT 5 FM MODULATORS
Fatih University Eletrial and Eletronis Engineering epartent EEE 36 - Couniations I EXPERIMENT 5 FM MOULATORS 5. OBJECTIVES. Studying the operation and harateristis of a varator diode.. Understanding the
More informationANALOGUE & DIGITAL COMMUNICATION
1 ANALOGUE & DIGITAL COMMUNICATION Syed M. Zafi S. Shah & Uair Mujtaba Qureshi Lectures 5-6: Aplitude Modulation Part 1 Todays topics Recap of Advantages of Modulation Analog Modulation Defining Generation
More informationExperiment #6 MOSFET Dynamic circuits
Experiment #6 MOSFET Dynamic circuits Jonathan Roderick Introduction: This experiment will build upon the concepts that were presented in the previous lab and introduce dynamic circuits using MOSFETS.
More informationChapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier
Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended
More informationA Novel Frequency Independent Simultaneous Matching Technique for Power Gain and Linearity in BJT amplifiers
A Novel requency Independent iultaneous Matching Technique for Power Gain and Linearity in BJT aplifiers Mark P. van der Heijden, Henk. de Graaff, Leo. N. de Vreede Laboratory of Electronic oponents, Technology
More informationTESTING OF ADCS BY FREQUENCY-DOMAIN ANALYSIS IN MULTI-TONE MODE
THE PUBLISHING HOUSE PROCEEDINGS OF THE ROMANIAN ACADEMY, Series A, OF THE ROMANIAN ACADEMY Volue 5, Nuber /004, pp.000-000 TESTING OF ADCS BY FREQUENCY-DOMAIN ANALYSIS IN MULTI-TONE MODE Daniel BELEGA
More information55:041 Electronic Circuits
55:041 Electronic Circuits MOSFETs Sections of Chapter 3 &4 A. Kruger MOSFETs, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width = 1 10-6 m or less Thickness = 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationEXPERIMENTATION FOR ACTIVE VIBRATION CONTROL
CHPTER - 6 EXPERIMENTTION FOR CTIVE VIBRTION CONTROL 6. INTRODUCTION The iportant issues in vibration control applications are odeling the sart structure with in-built sensing and actuation capabilities
More informationReal Time Etch-depth Measurement Using Surface Acoustic Wave Sensor
Australian Journal of Basic and Applied Sciences, (8): -7, 1 ISSN 1991-8178 Real Tie Etch-depth Measureent Using Surface Acoustic Wave Sensor 1 Reza Hosseini, Navid Rahany, 3 Behrad Soltanbeigi, Rouzbeh
More informationExperiment 9- Single Stage Amplifiers with Passive Loads - MOS
Experiment 9- Single Stage Amplifiers with Passive oads - MOS D. Yee,.T. Yeung, M. Yang, S.M. Mehta, and R.T. Howe UC Berkeley EE 105 1.0 Objective This is the second part of the single stage amplifier
More informationLecture 36: MOSFET Common Drain (Source Follower) Amplifier.
Whites, EE 320 Lecture 36 Page 1 of 11 Lecture 36: MOSFET Coon Drain (Source Follower) Aplifier. The third, and last, discrete-for MOSFET aplifier we ll consider in this course is the coon drain aplifier.
More informationAN1623 APPLICATION NOTE
PNCPLE OF OPEATON This technical note shows how it is possible to calculate the current and voltage precisn in the regulatn loop of the TSM0. The TSM0 is a highly integrated solutn for SMPS applicatns
More information2. Continuous-wave modulation
. Continuous-wave odulation 1. Appliation goal We study representations in tie and frequeny doain for two types of ontinuous wave odulation: aplitude odulation (AM) and frequeny odulation (FM).. Continuous-wave
More informationGechstudentszone.wordpress.com
UNIT 4: Small Signal Analysis of Amplifiers 4.1 Basic FET Amplifiers In the last chapter, we described the operation of the FET, in particular the MOSFET, and analyzed and designed the dc response of circuits
More informationECEN 325 Lab 11: MOSFET Amplifier Configurations
ECEN 325 Lab : MOFET Amplifier Configurations Objective The purpose of this lab is to examine the properties of the MO amplifier configurations. C operating point, voltage gain, and input and output impedances
More informationApplied Electronics II
Applied Electronics II Chapter 2: Differential Amplifier School of Electrical and Computer Engineering Addis Ababa Institute of Technology Addis Ababa University Daniel D./Abel G. April 4, 2016 Chapter
More informationENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits
ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits In this lab, we will be looking at ac signals with MOSFET circuits and digital electronics. The experiments will be performed
More informationHomework Assignment 06
Homework Assignment 06 Question 1 (Short Takes) One point each unless otherwise indicated. 1. Consider the current mirror below, and neglect base currents. What is? Answer: 2. In the current mirrors below,
More informationEXPERIMENTAL VERIFICATION OF SINUSOIDAL APPROXIMATION IN ANALYSIS OF THREE-PHASE TWELVE-PULSE OUTPUT VOLTAGE TYPE RECTIFIERS
th INTERNATIONAL SYPOSIU on POWER ELECTRONICS - Ee 9 XV eđunarodni sipoziju Energetska elektronika Ee 9 NOVI SAD, REPUBLIC OF SERBIA, October 8 th - th, 9 EXPERIENTAL VERIFICATION OF SINUSOIDAL APPROXIATION
More informationExperiment 5 Single-Stage MOS Amplifiers
Experiment 5 Single-Stage MOS Amplifiers B. Cagdaser, H. Chong, R. Lu, and R. T. Howe UC Berkeley EE 105 Fall 2005 1 Objective This is the first lab dealing with the use of transistors in amplifiers. We
More informationClamping of Switch Peak Voltage with Diode and Transformer at Output of Class E Amplifier for Renewable Energy Applications
adashi Suetsugu et al., Vol.3, No., 013 Claping of Switch Peak Voltage with Diode and ransforer at Output of Class E Aplifier for enewable Energy Applications adashi Suetsugu*, Xiuqin Wei * *Departent
More informationDesign of Ring Oscillator based VCO with Improved Performance
Abstract Design of Ring Oscillator based VCO with Iproved Perforance Vaishali, Shruti Suan, K.. Shara, P. K. hosh ECE Departent Faculty of Engineering and Technology Mody University of Science and Technology
More informationExperiment 10 Current Sources and Voltage Sources
Experiment 10 Current Sources and Voltage Sources W.T. Yeung and R.T. Howe UC Berkeley EE 105 Fall 2003 1.0 Objective This experiment will introduce techniques for current source biasing. Several different
More informationCommon-Source Amplifiers
Lab 2: Common-Source Amplifiers Introduction The common-source stage is the most basic amplifier stage encountered in CMOS analog circuits. Because of its very high input impedance, moderate-to-high gain,
More informationPOWER QUALITY ASSESSMENT USING TWO STAGE NONLINEAR ESTIMATION NUMERICAL ALGORITHM
POWER QUALITY ASSESSENT USING TWO STAGE NONLINEAR ESTIATION NUERICAL ALGORITH Vladiir Terzia ABB Gerany vadiir.terzia@de.abb.co Vladiir Stanoevic EPS Yugoslavia vla_sta@hotail.co artin axiini ABB Gerany
More informationBoris Krnic Nov 15, ECE 1352F. Phase Noise of VCOs
Boris Krnic Nov 15, 93 187 13 ECE 135F Phase Noise of VCOs. ABSTRACT The ain purpose of this paper is to present siplified first order noise analysis techniques as applied to ring VCOs. The scarcity of
More informationINC 253 Digital and electronics laboratory I
INC 253 Digital and electronics laboratory I Laboratory 4 Wave Shaping Diode Circuits Author: ID CoAuthors: 1. ID 2. ID 3. ID Experiment Date: Report received Date: Comments For Instructor Full Marks Pre
More informationTorsion System. Encoder #3 ( 3 ) Third encoder/disk for Model 205a only. Figure 1: ECP Torsion Experiment
Torsion Syste Introduction This lab experient studies dynaics of a torsional syste with single and ultiple degrees of freedo. The effects of various control configurations are studied in later part of
More information2. SINGLE STAGE BIPOLAR JUNCTION TRANSISTOR (BJT) AMPLIFIERS
2. SINGLE STAGE BIPOLAR JUNCTION TRANSISTOR (BJT) AMPLIFIERS I. Objectives and Contents The goal of this experiment is to become familiar with BJT as an amplifier and to evaluate the basic configurations
More information(in Hz) at this bias condition. (in Hz) if the bias current is doubled. C in. 50k
Proble bipolar transistor is biased so that I 05, and at this bias and pf 2 F 75 0 a) Fd the frequency The transistor s low-frequency alue of is 00 It is also gien that ( Hz) at this bias condition 5pF
More informationLow-noise Design Issues for Analog Front-end Electronics in 130 nm and 90 nm CMOS Technologies
Low-noise Design Issues for Analog Front-end Electronics in 3 n and 9 n CMOS Technologies M. Manghisoni a, c, L. Ratti b, c, V. Re a, c, V. Speziali b, c, G. Traversi a, c a Università di Bergao, Dipartiento
More informationIgnition and monitoring technique for plasma processing of multicell superconducting radio frequency cavities
Ignition and onitoring technique for plasa processing of ulticell superconducting radio frequency cavities Marc Doleans Oak Ridge ational Laboratory, Oak Ridge, Tennessee 3783, USA E ail: doleans@ornl.gov
More informationBJT Amplifier. Superposition principle (linear amplifier)
BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited
More informationAccuBridge TOWARDS THE DEVELOPMENT OF A DC CURRENT COMPARATOR RATIO STANDARD
AccuBridge TOWARD THE DEVELOPMENT OF A DC CURRENT COMPARATOR RATO TANDARD Duane Brown,Andrew Wachowicz, Dr. hiping Huang 3 Measureents nternational, Prescott Canada duanebrown@intl.co, Measureents nternational,
More informationA State-of-the-Art PMU and MATLAB Based GUI Development towards Power System State Estimation on Real Time Basis
I J E E E International Journal of Electrical, Electronics ISSN No. (Online) : 77-66 and oputer Engineering (): 40-45(0) Special Edition for Best Papers of Michael Faraday IET India Suit-0, MFIIS- State-of-the-rt
More information] (1) Problem 1. University of California, Berkeley Fall 2010 EE142, Problem Set #9 Solutions Prof. Jan Rabaey
University of California, Berkeley Fall 00 EE4, Proble Set #9 Solutions Ain Arbabian Prof. Jan Rabaey Proble Since the ixer is a down-conversion type with low side injection f LO 700 MHz and f RF f IF
More informationWhen you have completed this exercise, you will be able to determine ac operating characteristics of a
When you have completed this exercise, you will be able to determine ac operating characteristics of a multimeter and an oscilloscope. A sine wave generator connected between the transistor base and ground
More informationBasic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati
Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 3 Field Effect Transistors Lecture-8 Junction Field
More informationChapter 4. Junction Field Effect Transistor Theory and Applications
Chapter 4 Junction Field Effect Transistor Theory and Applications 4.0 ntroduction Like bipolar junction transistor, junction field effect transistor JFET is also a three-terinal device but it is a unipolar
More informationUniversity of Michigan EECS 311: Electronic Circuits Fall Final Exam 12/12/2008
University of Michigan EECS 311: Electronic Circuits Fall 2008 Final Exam 12/12/2008 NAME: Honor Code: I have neither given nor received unauthorized aid on this examination, nor have I concealed any violations
More informationMOSFET Amplifier Design
MOSFET Amplifier Design Introduction In this lab, you will design a basic 2-stage amplifier using the same 4007 chip as in lab 2. As a reminder, the PSpice model parameters are: NMOS: LEVEL=1, VTO=1.4,
More informationEE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits
EE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits Objective This experiment is designed for students to get familiar with the basic properties
More informationStudy and Implementation of Complementary Golay Sequences for PAR reduction in OFDM signals
Study and Ipleentation of Copleentary Golay Sequences for PAR reduction in OFDM signals Abstract In this paper soe results of PAR reduction in OFDM signals and error correction capabilities by using Copleentary
More informationGeneral Smith Chart Matching
General Sith Chart Matching Table of Contents I. General Ipedance Matching II. Ipedance Transforation for Power Aplifiers III. Ipedance Matching with a Sith Chart IV. Inputs V. Network Eleents VI. S-Paraeter
More informationAPPLICATION NOTES TECHNICAL NOTE TN 494
APPLICATION NOTES TECHNICAL NOTE TN 494 MAXIMUM PERMISSIBLE LENGTHS OF ELECTRIC CABLES FOR THE CONNECTION OF HYDRAULIC VALVES WITH INTEGRATED ELECTRONICS CA4885-00; Version.0, 05/08 Copyright Copyright
More informationCOMPARISON OF TOKEN HOLDING TIME STRATEGIES FOR A STATIC TOKEN PASSING BUS. M.E. Ulug
COMPARISON OF TOKEN HOLDING TIME STRATEGIES FOR A STATIC TOKEN PASSING BUS M.E. Ulug General Electric Corporate Research and Developent Schenectady, New York 1245 ABSTRACT Waiting ties have been calculated
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationExperiment 8 Frequency Response
Experiment 8 Frequency Response W.T. Yeung, R.A. Cortina, and R.T. Howe UC Berkeley EE 105 Spring 2005 1.0 Objective This lab will introduce the student to frequency response of circuits. The student will
More informationCommon-source Amplifiers
Lab 1: Common-source Amplifiers Introduction The common-source amplifier is one of the basic amplifiers in CMOS analog circuits. Because of its very high input impedance, relatively high gain, low noise,
More informationAlternative Encoding Techniques for Digital Loudspeaker Arrays
Alternative Encoding Techniques for Digital Loudspeaer Arrays Fotios Kontoichos, Nicolas Alexander Tatlas, and John Mourjopoulos Audio and Acoustic Technology Group, Wire Counications Laboratory, Electrical
More informationExperiment #7: Designing and Measuring a Common-Emitter Amplifier
SCHOOL OF ENGINEERING AND APPLIED SCIENCE DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING ECE 2115: ENGINEERING ELECTRONICS LABORATORY Experiment #7: Designing and Measuring a Common-Emitter Amplifier
More informationECE 310L : LAB 9. Fall 2012 (Hay)
ECE 310L : LAB 9 PRELAB ASSIGNMENT: Read the lab assignment in its entirety. 1. For the circuit shown in Figure 3, compute a value for R1 that will result in a 1N5230B zener diode current of approximately
More informationChapter 8: Field Effect Transistors
Chapter 8: Field Effect Transistors Transistors are different from the basic electronic elements in that they have three terminals. Consequently, we need more parameters to describe their behavior than
More information(Refer Slide Time: 2:29)
Analog Electronic Circuits Professor S. C. Dutta Roy Department of Electrical Engineering Indian Institute of Technology Delhi Lecture no 20 Module no 01 Differential Amplifiers We start our discussion
More informationJFET Noise. Figure 1: JFET noise equivalent circuit. is the mean-square thermal drain noise current and i 2 fd
JFET Noise 1 Object The objects of this experiment are to measure the spectral density of the noise current output of a JFET, to compare the measured spectral density to the theoretical spectral density,
More informationSecondary-side-only Simultaneous Power and Efficiency Control in Dynamic Wireless Power Transfer System
069060 Secondary-side-only Siultaneous Power and Efficiency Control in Dynaic Wireless Power Transfer Syste 6 Giorgio ovison ) Daita Kobayashi ) Takehiro Iura ) Yoichi Hori ) ) The University of Tokyo,
More informationPower Comparison of 2D, 3D and 2.5D Interconnect Solutions and Power Optimization of Interposer Interconnects
Power Coparison of 2D, 3D and 2.5D Interconnect Solutions and Power Optiization of Interposer Interconnects M Ataul Kari 1, Paul D. Franzon 2, Anil Kuar 3 1,2 North Carolina State University, 3 SEMATECH
More informationCross-correlation tracking for Maximum Length Sequence based acoustic localisation
Cross-correlation tracking for Maxiu Length Sequence based acoustic localisation Navinda Kottege Research School of Inforation Sciences and Engineering The Australian National University, ACT, Australia
More informationPrelab 10: Differential Amplifiers
Name: Lab Section: Prelab 10: Differential Amplifiers For this lab, assume all NPN transistors are identical 2N3904 BJTs and all PNP transistors are identical 2N3906 BJTs. Component I S (A) V A (V) 2N3904
More informationAdaptive Harmonic IIR Notch Filter with Varying Notch Bandwidth and Convergence Factor
Journal of Counication and Coputer (4 484-49 doi:.765/548-779/4.6. D DAVID PUBLISHING Adaptive Haronic IIR Notch Filter with Varying Notch Bandwidth and Convergence Factor Li Tan, Jean Jiang, and Liango
More informationA Novel Low Power UWB Cascode SiGe BiCMOS LNA with Current Reuse and Zero-Pole Cancellation
A Novel Low Power UWB Cascode SiGe BiCMOS LNA with Current Reuse and Zero-Pole Cancellation Chunbao Ding, Wanrong Zhang, Dongyue Jin, Hongyun Xie, Pei Shen, Liang Chen, School of Electronic Inforation
More informationEEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters
EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters Dept. of Electrical and Computer Engineering University of California, Davis March 18, 2010 Reading: Rabaey Chapter 3 [1]. Reference: Kang
More informationDifferential Amplifiers/Demo
Differential Amplifiers/Demo Motivation and Introduction The differential amplifier is among the most important circuit inventions, dating back to the vacuum tube era. Offering many useful properties,
More informationField Effect Transistors
Field Effect Transistors Purpose In this experiment we introduce field effect transistors (FETs). We will measure the output characteristics of a FET, and then construct a common-source amplifier stage,
More informationEinstein Classes, Unit No. 102, 103, Vardhman Ring Road Plaza, Vikas Puri Extn., Outer Ring Road New Delhi , Ph. : ,
AENAING CUEN PAC 7. Introduction : Q. What is direct current? Solution : Direct current does not change direction with tie. Q. What is alternating current? Solution : Alternating currents and voltages
More informationA Novel Control Scheme to Reduce Storage Capacitor of Flyback PFC Converter
International Journal of Electronics and Electrical Engineering Vol. 4, No., April 6 A Novel Control Schee to Reduce Storage Capacitor of Flyback PFC Converter Boyang Chen and Lei Li College of Autoation,
More information