Lec. 1: Introduction to Data Convertors
|
|
- Lambert Pearson
- 6 years ago
- Views:
Transcription
1 In The Name of Almighty Lec. 1: Introduction to Data Convertors Lecturer: Hooman Farkhani Department of Electrical Engineering Islamic Azad University of Najafabad Feb
2 Assignments Homework: (15%) Midterm Project: (25%) Transistor level design and simulation of a data converter subblock (no layout) Prepare a project report in the format and style of an IEEE jour nal paper Final Exam (60%) 2
3 Tools and Technology Primary tools HSPICE 2011 or later Cadence Virtuoso Schematic Editor with 0.18-μm model embe dded You can use your own tools/setups at own risk Getting started Read tutorials and setup info provided in HSPICE help Technology 0.18-μm TSMC CMOS model 3
4 Reference Books M. Pelgrom, Analog-to-Digital Conversion, Springer, Gustavsson, Wikner, Tan, CMOS Data Converters for Commu nications, Kluwer, A. Rodriguez-Vazquez, F. Medeiro, and E. Janssens, CMOS T elecom Data Converters, Kluwer Academic Publishers, W. Kester, The Data Conversion Handbook, Newnes, B. Razavi, Data Conversion System Design, IEEE Press, R. Schreier, G. Temes, Understanding Delta-Sigma Data Conv erters, Wiley-IEEE Press, R. v. d. Plassche, CMOS Integrated Analog-to-Digital and Dig ital-to-analog Converters, 2nd ed., Kluwer, J. G. Proakis, and D. G. Manolakis, Digital Signal Processing, Prentice Hall,
5 An Analog Word Everything in the physical world is an analog signal i.e.: They are continuos and can take an inifinity of values Sound, light, temperature, gravitational force x(t) Need to convert into electrical signals Transducers: converts one type of energy to another Examples Electro-mechanical, Photonic, Electrical, Microphone/speaker Thermocouples Accelerometers t 5
6 An Analog Word Transducers Allow us to convert physical phenomena to a voltage potential in a welldefined way. 6
7 Data Converters: مبدل های داده - Analog to Digital Converter (ADC) - Digital to Analog Converter (DAC) 7
8 Data Converter Applications (1) Consumer Electronics - Audio, TV, Video - Digital Cameras - Automotive control - Appliances - Toys - Sensors/instrumentation Communications - Mobile phones - Personal Data Assistants - Wireless Transceivers/ Wireline Communication - Routers, Modems -. 8
9 Example (1) A typical cell phone contains: - 4 Rx ADCs - 4 Tx DACs Dual Standard. I/Q - 3 Auxiliary ADCs - 8 Auxiliary DACs Audio, Tx/Rx power control, Battery charge control, display A total of 19 data converters! 9
10 Basics: Analog-to-Digital Conversion Conversion Process: - 3 steps: Sampling Quantification Coding These operations are all performed in a same element: The A to D Converter 10
11 1. Sampling in Time: Digital system works with discrete states The signal is only defined at determined times The sampling times are proportional to the sampling period (T s ) T s x(t) x s (t) x(t) x s (t=k*t s ) Question 1: How fast can we sample the analog signal? (Sampling Rate) - Do a research on Nyquist sampling-rate ADCs. T s 11
12 2. Quantification The signal can only take determined values Belonging to a range of conversion (ΔV r ) Based on number of bit combinations that the converter can output Number of possible states: N=2 n where n is number of bits Resolution: Q= ΔV r /N x q (t) Q ΔVr T s t 12
13 2. Quantification (Cont.) Example: Assume that Analog signal varies from 0 to 1.8V. We want to digitize the input by 3 digits. Thus we have resolution=q =1.8/2^3 =225mV For 6-bit ADC: Q=1.8/2^6=28mV. For 8-bit ADC: Q=1.8/2^8=3mV. 13
14 3. Coding Assigning a unique digital word to each sample Matching the digital word to the input signal A Discretization Analog Input Voltage Digitalization Step Width (1 VLSB) V j+1 V j T[1] T[2] T[3] T[4] T[5] T[6] T[n] Digital Output Code
15 ADCs for different applications: Medium Resolution; High-Speed ADCs (Gigabit Ethernet, Fas t Ethernet) 6-7 bit 250Msps, 7-8 bit 125Msps High Resolution; Medium-Speed ADCs (xdsl) bit 35Msps; Low Power (VDSL) Medium-to-High Resolution; Medium-to-High BW ADCs (zero-if Receivers: , WiMAX) bit 80Msps Large DR; Highly Linear; Medium-to-High BW ADCs (IF Sampling, Multi-Standard: Software Radio Architectures) bit Msps; SFDR > 90dB 15
16 ADCs for different applications (cont.): High Resolution Audio/Voice BW ADCs (CD/DVD Quality) - 24 bit 192Ksps; Low Noise, Large DR Medium-to-High Resolution; Medium-to-High BW ADCs (Im aging & Video Processing: Imaging Devices, HDTV) bit 40Msps, Low Power for Portables Question(2): For some especial applications, find the required resolution and sampling rates of ADCs. Question(3): Do a brief research on history of ADCs/ DACs from 1950 till now. 16
17 ADC Landscape in
18 ADC Landscape in 2012 ADCs have become substantially greener over the years 18
19 ADC landscape
20 Figure-of-Merit (FOM) versus frequency of operation 20
21 Reference Books M. Pelgrom, Analog-to-Digital Conversion, Springer, Gustavsson, Wikner, Tan, CMOS Data Converters for Commu nications, Kluwer, A. Rodriguez-Vazquez, F. Medeiro and E. Janssens, CMOS T elecom Data Converters, Kluwer Academic Publishers, B. Razavi, Data Conversion system design, IEEE pres, R. V. d. Plassche, CMOS Integrated Analog-to-Digital and Di gital-to-analog Converters, 2 nd ed., Kluwer, W. Kester, The Data Conversion Handbook, Newnes, J. G. Proakis and D. G. Manolakis, Digital Signal Processing, Prentice hall,
22 References Professor Boris Murmann Course slides 2013, Stanford University- EE315B course Dr. Reza Lotfi, ADC course slides
Lec. 8: Subranging/Two-step ADCs
In The Name of Almighty Lec. 8: Subranging/Two-step ADCs Lecturer: Hooman Farkhani Department of Electrical Engineering Islamic Azad University of Najafabad Feb. 2016. Email: H_farkhani@yahoo.com General
More informationFlash ADC (Part-I) Architecture & Challenges
project synopsis In The Name of Almighty Lec. 4: Flash ADC (PartI) Architecture & Challenges Lecturer: Samaneh Babayan Integrated Circuit Lab. Department of Computer Science & Engineering ImamReza University
More informationMansour Keramat. * No part may be reproduced without permission from the author. 1- Application of Data Converters. Contents
Mansour Keramat Analog and Mixed Signal Laboratory Electrical & Computer Eng. Dept. University of Connecticut Storrs, CT 06269 E-mail: keramat@engr.uconn.edu URL: http://www.engr.uconn.edu/~keramat * No
More informationEECS240 Spring Advanced Analog Integrated Circuits Lecture 1: Introduction. Elad Alon Dept. of EECS
EECS240 Spring 2009 Advanced Analog Integrated Circuits Lecture 1: Introduction Elad Alon Dept. of EECS Course Focus Focus is on analog design Typically: Specs circuit topology layout Will learn spec-driven
More informationDesign of a High-speed, High-resolution ADC for Medical Ultrasound Applications -
The figures of merit (FoMs) encompassing power, effective resolution and speed rank the dynamic performance of the ADC core among the best in its class. J. Bjørnsen: Design of a High-speed, High-resolution
More informationSyllabus Guide. Francesc Serra Graells
1/19 Syllabus Guide Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es Integrated
More informationIn The Name of Almighty. Lec. 2: Sampling
In The Name of Almighty Lec. 2: Sampling Lecturer: Hooman Farkhani Department of Electrical Engineering Islamic Azad University of Najafabad Feb. 2016. Email: H_farkhani@yahoo.com A/D and D/A Conversion
More informationWho am I? EECS240 Spring Administrative. Teaching Staff. References. Lecture Notes. Advanced Analog Integrated Circuits Lecture 1: Introduction
Who am I? EECS240 Spring 2013 Advanced Analog Integrated Circuits Lecture 1: Introduction Lingkai Kong Ph.D. in EECS, UC Berkeley, Dec. 2012. Currently a post-doc at BWRC Thesis: 60GHz Energy-Efficient
More informationTeaching Staff. EECS240 Spring Course Focus. Administrative. Course Goal. Lecture Notes. Elad s office hours
EECS240 Spring 2012 Advanced Analog Integrated Circuits Lecture 1: Introduction Teaching Staff Elad s office hours 519 Cory Hall Tues. and Thurs. 11am-12pm (right after class) GSI: Pierluigi Nuzzo Weekly
More informationLehrstuhl für Technische Elektronik. Mixed-Signal IC Design LAB
Lehrstuhl für Technische Elektronik Technische Universität München Arcisstraße 21 80333 München Tel: 089/289-22929 Fax: 089/289-22938 Email: lte@ei.tum.de Prof. Dr. rer. nat. Franz Kreupl Mixed-Signal
More informationTSEK03: Radio Frequency Integrated Circuits (RFIC) Lecture 1a: Course Introduction
TSEK03: Radio Frequency Integrated Circuits (RFIC) Lecture 1a: Course Introduction Ted Johansson, ISY ted.johansson@liu.se RFIC Main Objectives Advanced continuation of TSEK02 Radio Electronics Main focus
More informationDesigning of a digital to analog convertor fully in CMOS,0.18µm,1.8V technology with SFDR more than 70dB
1 Designing of a digital to analog convertor fully in CMOS,0.18µm,1.8V technology with SFDR more than 70dB Peyman Karami mpkarami@gmail.com Payame noor university of Abhar Paper Reference Number: 0702-1045
More informationPerformance Improvement of Delta Sigma Modulator for Wide-Band Continuous-Time Applications
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Performance Improvement of Delta Sigma Modulator for Wide-Band Continuous-Time Applications Parvathy Unnikrishnan 1, Siva Kumari
More informationA Novel Fully-Differential Second-Generation Current- Conveyor Based Switched-Capacitor Resonator
2012, TextRoad Publication ISSN 2090-4304 Journal of Basic and Applied Scientific Research www.textroad.com A Novel Fully-Differential Second-Generation Current- Conveyor Based Switched-Capacitor Resonator
More informationBasic Concepts and Architectures
CMOS Sigma-Delta Converters From Basics to State-of of-the-art Basic Concepts and Architectures Rocío del Río, R Belén Pérez-Verdú and José M. de la Rosa {rocio,belen,jrosa}@imse.cnm.es KTH, Stockholm,
More informationISSN:
1391 DESIGN OF 9 BIT SAR ADC USING HIGH SPEED AND HIGH RESOLUTION OPEN LOOP CMOS COMPARATOR IN 180NM TECHNOLOGY WITH R-2R DAC TOPOLOGY AKHIL A 1, SUNIL JACOB 2 1 M.Tech Student, 2 Associate Professor,
More informationDesign of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications
RESEARCH ARTICLE OPEN ACCESS Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications Sharon Theresa George*, J. Mangaiyarkarasi** *(Department of Information and Communication
More informationEE247 Lecture 11. Switched-Capacitor Filters (continued) Effect of non-idealities Bilinear switched-capacitor filters Filter design summary
EE247 Lecture 11 Switched-Capacitor Filters (continued) Effect of non-idealities Bilinear switched-capacitor filters Filter design summary Comparison of various filter topologies Data Converters EECS 247
More informationEECS 247 Analog-Digital Interface Integrated Circuits Lecture 1: Introduction
EECS 247 Analog-Digital Interface Integrated Circuits 2008 Instructor: Haideh Khorramabadi UC Berkeley Department of Electrical Engineering and Computer Sciences Lecture 1: Introduction EECS 247 Lecture
More informationINTERNATIONAL JOURNAL OF ADVANCED RESEARCH IN ENGINEERING AND TECHNOLOGY (IJARET)
INTERNATIONAL JOURNAL OF ADVANCED RESEARCH IN ENGINEERING AND TECHNOLOGY (IJARET) International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN ISSN 0976-6480 (Print) ISSN 0976-6499
More informationProposing. An Interpolated Pipeline ADC
Proposing An Interpolated Pipeline ADC Akira Matsuzawa Tokyo Institute of Technology, Japan Matsuzawa & Okada Lab. Background 38GHz long range mm-wave system Role of long range mm-wave Current Optical
More informationEECS 373 Design of Microprocessor-Based Systems
EECS 373 Design of Microprocessor-Based Systems Ronald Dreslinski University of Michigan Sampling, ADCs, and DACs and more Some slides adapted from Mark Brehob, Prabal Dutta, Jonathan Hui & Steve Reinhardt
More informationEECS 247 Analog-Digital Interface Integrated Circuits 2005
EES 47 Analog-Digital Interface Integrated ircuits 5 Instructor: Haideh Khorramabadi UB Department of Electrical Engineering and omputer Sciences EES 47 Lecture 1: Introduction 5 H.K. Page 1 Administrative
More informationSTANDARDS for unlicensed wireless communication in
858 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 9, SEPTEMBER 2008 A Time-Interleaved 16-DAC Architecture Clocked at the Nyquist Rate Jennifer Pham and Anthony Chan Carusone,
More informationAnalog and Telecommunication Electronics
Politecnico di Torino ICT School Analog and Telecommunication Electronics A0 Course Introduction» Goals and contents» Course organization» Learning material» Reference system 15/03/2011-1 ATLCE - A0-2010
More informationTSEK03: Radio Frequency Integrated Circuits (RFIC) Lecture 1a: Introduction
TSEK03: Radio Frequency Integrated Circuits (RFIC) Lecture 1a: Introduction Ted Johansson, EKS, ISY ted.johansson@liu.se RFIC Main Objectives Advanced continuation of TSEK02 Radio Electronics Main focus
More informationAn Ultra Low Power Successive Approximation ADC for Wireless Sensor Network
Internatıonal Journal of Natural and Engineering Sciences 7 (2): 38-42, 213 ISSN: 137-1149, E-ISSN: 2146-86, www.nobel.gen.tr An Ultra Low Power Successive Approximation ADC for Wireless Sensor Network
More informationA 8-Bit Hybrid Architecture Current-Steering DAC
A 8-Bit Hybrid Architecture Current-Steering DAC Mr. Ganesha H.S. 1, Dr. Rekha Bhandarkar 2, Ms. Vijayalatha Devadiga 3 1 Student, Electronics and communication, N.M.A.M. Institute of Technology, Karnataka,
More informationConverters Basic Theory and Definitions. Definitions/terms- SNR, ENOBs, DNL, INL.. And Sampling theory..
Welcome to 046188 Winter semester 2013 Mixed Signal Electronic Circuits Instructor: Dr. M. Moyal Lecture 02 and 03. Converters Basic Theory and Definitions Definitions/terms- SNR, ENOBs, DNL, INL.. And
More informationPayal Jangra 1, Rekha Yadav 2 1. IJRASET: All Rights are Reserved
Design of 12-Bit DAC Using CMOS Technology Payal Jangra 1, Rekha Yadav 2 1 M. Tech. (VLSI) Student, 2 Assistant Professor Department of ECE, DCRUST, Murthal Abstract: Digital-to-Analog Converter (DAC)
More informationEECS 373 Design of Microprocessor-Based Systems
EECS 373 Design of Microprocessor-Based Systems Prabal Dutta University of Michigan Lecture 11: Sampling, ADCs, and DACs Oct 7, 2014 Some slides adapted from Mark Brehob, Jonathan Hui & Steve Reinhardt
More informationINF4420. ΔΣ data converters. Jørgen Andreas Michaelsen Spring 2012
INF4420 ΔΣ data converters Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Oversampling Noise shaping Circuit design issues Higher order noise shaping Introduction So far we have considered
More informationNPTEL. VLSI Data Conversion Circuits - Video course. Electronics & Communication Engineering.
NPTEL Syllabus VLSI Data Conversion Circuits - Video course COURSE OUTLINE This course covers the analysis and design of CMOS Analog-to-Digital and Digital-to-Analog Converters,with about 7 design assigments.
More informationPHYS225 Lecture 22. Electronic Circuits
PHYS225 Lecture 22 Electronic Circuits Last lecture Digital to Analog Conversion DAC Converts digital signal to an analog signal Computer control of everything! Various types/techniques for conversion
More informationAcademic Course Description
Academic Course Description SRM University Faculty of Engineering and Technology Department of Electronics and Communication Engineering VL2107 CMOS Mixed Signal Circuit Design Third Semester, 2014-15
More informationAcademic Course Description. VL2107 CMOS Mixed Signal Circuit Design Third Semester, (Odd semester)
Academic Course Description SRM University Faculty of Engineering and Technology Department of Electronics and Communication Engineering VL2107 CMOS Mixed Signal Circuit Design Third Semester, 2014-15
More informationAnalog to Digital Conversion
Analog to Digital Conversion Florian Erdinger Lehrstuhl für Schaltungstechnik und Simulation Technische Informatik der Uni Heidelberg VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg
More informationFPGA Based Sigma Delta Modulator Design for Biomedical Application Using Verilog HDL
Global Journal of researches in engineering Electrical and Electronics engineering Volume 11 Issue 7 Version 1.0 December 2011 Type: Double Blind Peer Reviewed International Research Journal Publisher:
More informationComparator Design for Delta Sigma Modulator
International Conference on Emerging Trends in and Applied Sciences (ICETTAS 2015) Comparator Design for Delta Sigma Modulator Pinka Abraham PG Scholar Dept.of ECE College of Engineering Munnar Jayakrishnan
More informationDesign of 10-bit current steering DAC with binary and segmented architecture
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 13, Issue 3 Ver. III (May. June. 2018), PP 62-66 www.iosrjournals.org Design of 10-bit current
More informationDesign And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu
Design And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu Gireeja D. Amin Assistant Professor L. C. Institute of
More informationLow-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity
Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity Marvin Onabajo Assistant Professor Analog and Mixed-Signal Integrated Circuits (AMSIC) Research Laboratory Dept.
More informationCMOS ADC & DAC Principles
CMOS ADC & DAC Principles Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 201 Table of contents Definitions Digital-to-analog converters Resistive Capacitive
More informationA PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER
A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER M. Taherzadeh-Sani, R. Lotfi, and O. Shoaei ABSTRACT A novel class-ab architecture for single-stage operational amplifiers is presented. The structure
More informationUNIT III Data Acquisition & Microcontroller System. Mr. Manoj Rajale
UNIT III Data Acquisition & Microcontroller System Mr. Manoj Rajale Syllabus Interfacing of Sensors / Actuators to DAQ system, Bit width, Sampling theorem, Sampling Frequency, Aliasing, Sample and hold
More informationAppendix A Comparison of ADC Architectures
Appendix A Comparison of ADC Architectures A comparison of continuous-time delta-sigma (CT ), pipeline, and timeinterleaved (TI) SAR ADCs which target wide signal bandwidths (greater than 100 MHz) and
More informationA 4b/cycle Flash-assisted SAR ADC with Comparator Speed-boosting Technique
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.18, NO.2, APRIL, 2018 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2018.18.2.281 ISSN(Online) 2233-4866 A 4b/cycle Flash-assisted SAR ADC with
More informationAdministrative. Questions can also be asked via . EECS 247- Lecture 26 Bandpass Oversampled ADCs- Systems 2009 Page 1.
Administrative Project : Discussions & report submission on Frid. Dec. 4 th (make appointment via sign-up sheet) Student presentations Dec. 3 rd & Dec. 8 th Office hours @ 567 Cory : Tues. Dec. 8 th, 4
More informationPipeline vs. Sigma Delta ADC for Communications Applications
Pipeline vs. Sigma Delta ADC for Communications Applications Noel O Riordan, Mixed-Signal IP Group, S3 Semiconductors noel.oriordan@s3group.com Introduction The Analog-to-Digital Converter (ADC) is a key
More informationANALOG-TO-DIGITAL CONVERTER FOR INPUT VOLTAGE MEASUREMENTS IN LOW- POWER DIGITALLY CONTROLLED SWITCH-MODE POWER SUPPLY CONVERTERS
ANALOG-TO-DIGITAL CONVERTER FOR INPUT VOLTAGE MEASUREMENTS IN LOW- POWER DIGITALLY CONTROLLED SWITCH-MODE POWER SUPPLY CONVERTERS Aleksandar Radić, S. M. Ahsanuzzaman, Amir Parayandeh, and Aleksandar Prodić
More informationAn Optimized DAC Timing Strategy in SAR ADC with Considering the Overshoot Effect
Journal of Electrical and Electronic Engineering 2015; 3(2): 19-24 Published online March 31, 2015 (http://www.sciencepublishinggroup.com/j/jeee) doi: 10.11648/j.jeee.20150302.12 ISSN: 2329-1613 (Print);
More informationPipelined Analog-to-Digital Converters
Department of Electrical and Computer Engineering Pipelined Analog-to-Digital Converters Vishal Saxena Vishal Saxena -1- Multi-Step A/D Conversion Basics Vishal Saxena -2-2 Motivation for Multi-Step Converters
More informationDesign and Implementation of a Sigma Delta ADC By: Moslem Rashidi, March 2009
Design and Implementation of a Sigma Delta ADC By: Moslem Rashidi, March 2009 Introduction The first thing in design an ADC is select architecture of ADC that is depend on parameters like bandwidth, resolution,
More informationFully integrated UHF RFID mobile reader with power amplifiers using System-in-Package (SiP)
Fully integrated UHF RFID mobile reader with power amplifiers using System-in-Package (SiP) Hyemin Yang 1, Jongmoon Kim 2, Franklin Bien 3, and Jongsoo Lee 1a) 1 School of Information and Communications,
More informationTiming Error Analysis in Digital-to-Analog Converters
Timing Error Analysis in Digital-to-Analog Converters - Effects of Sampling Clock Jitter and Timing Skew (Glitch) - Shinya Kawakami, Haruo Kobayashi, Naoki Kurosawa, Ikkou Miyauchi, Hideyuki Kogure, Takanori
More informationData Converter Fundamentals
IsLab Analog Integrated Circuit Design Basic-25 Data Converter Fundamentals כ Kyungpook National University IsLab Analog Integrated Circuit Design Basic-1 A/D Converters in Signal Processing Signal Sources
More informationA 1MHz-64MHz Active RC TI-LPF with Variable Gain for SDR Receiver in 65-nm CMOS
2017 5th International Conference on Computer, Automation and Power Electronics (CAPE 2017) A 1MHz-64MHz Active RC TI-LPF with Variable Gain for SDR Receiver in 65-nm CMOS Chaoxuan Zhang1, a, *, Xunping
More informationThe Importance of Data Converter Static Specifications Don't Lose Sight of the Basics! by Walt Kester
TUTORIAL The Importance of Data Converter Static Specifications Don't Lose Sight of the Basics! INTRODUCTION by Walt Kester In the 1950s and 1960s, dc performance specifications such as integral nonlinearity,
More informationDesign of 12-bit 100-MHz Current-Steering DAC for SOC Applications
Design of 12-bit 100-MHz Current-Steering DAC for SOC Applications Chun-Yueh Huang Tsung-Tien Hou, and Chi-Chieh Chuang Department of Electronic Engineering Kun Shan Universiv of Technology Yung-Kang,
More informationLecture 1, Introduction and Background
EE 338L CMOS Analog Integrated Circuit Design Lecture 1, Introduction and Background With the advances of VLSI (very large scale integration) technology, digital signal processing is proliferating and
More informationSystem Level Design of a Continuous-Time Delta-Sigma Modulator for Portable Ultrasound Scanners
Downloaded from orbit.dtu.dk on: Jul 23, 2018 System Level Design of a Continuous-Time Delta-Sigma Modulator for Portable Ultrasound Scanners Llimos Muntal, Pere; Færch, Kjartan; Jørgensen, Ivan Harald
More informationA K-Delta-1-Sigma Modulator for Wideband Analog-to-Digital Conversion
A K-Delta-1-Sigma Modulator for Wideband Analog-to-Digital Conversion Abstract : R. Jacob Baker and Vishal Saxena Department of Electrical and Computer Engineering Boise State University jbaker@boisestate.edu
More informationA Comparative Analysis between Homodyne and Heterodyne Receiver Architecture Md Sarwar Hossain * & Muhammad Sajjad Hussain **
A Comparative Analysis between Homodyne and Heterodyne Receiver Architecture Manarat International University Studies, 2 (1): 152-157, December 2011 ISSN 1815-6754 @ Manarat International University, 2011
More informationA New Current-Mode Sigma Delta Modulator
A New Current-Mode Sigma Delta Modulator Ebrahim Farshidi 1 1 Department of Electrical Engineering, Faculty of Engineering, Shoushtar Branch, Islamic Azad university, Shoushtar, Iran e_farshidi@hotmail.com
More informationDesign of High-Resolution MOSFET-Only Pipelined ADCs with Digital Calibration
Design of High-Resolution MOSET-Only Pipelined ADCs with Digital Calibration Hamed Aminzadeh, Mohammad Danaie, and Reza Lotfi Integrated Systems Lab., EE Dept., erdowsi University of Mashhad, Mashhad,
More informationRe-configurable Switched Capacitor Sigma-Delta Modulator for MEMS Microphones in Mobiles
Re-configurable Switched Capacitor Sigma-Delta Modulator for MEMS Microphones in Mobiles M. Grassi, F. Conso, G. Rocca, P. Malcovati and A. Baschirotto Abstract This paper presents a reconfigurable discrete-time
More informationANALOG CIRCUIT DESIGN
ANALOG CIRCUIT DESIGN Analog Circuit Design High-Speed Analog-to-Digital Converters; Mixed-Signal Design; PLL's and Synthesizers Edited by Rudy J. van de Plassche Broadcom Netherlands B. V., Bunnik Johan
More informationESE 531: Digital Signal Processing
ESE 531: Digital Signal Processing Lec 12: February 21st, 2017 Data Converters, Noise Shaping (con t) Lecture Outline! Data Converters " Anti-aliasing " ADC " Quantization " Practical DAC! Noise Shaping
More informationPerformance Analysis of 4-bit Flash ADC with Different Comparators Designed in 0.18um Technology
Performance Analysis of 4-bit Flash with Different Comparators Designed in 0.18um Technology A.Nandhini PG Scholar, Dept of ECE Kumaraguru College of Technology Coimbatore -641 049 M.Shanthi Associate
More informationBroadband Continuous-Time Sigma-Delta Analog-to-Digital Conversion Using MOSIS AMI 0.5 um CMOS Technology
Broadband Continuous-Time Sigma-Delta Analog-to-Digital Conversion Using MOSIS AMI 0.5 um CMOS Technology Rationale and Goals A Research/Educational Proposal Shouli Yan and Edgar Sanchez-Sinencio Department
More informationA 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS
A 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS Shruti Gatade 1, M. Nagabhushan 2, Manjunath.R 3 1,3 Student, Department of ECE, M S Ramaiah Institute of Technology, Bangalore (India) 2 Assistant
More informationTSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation. Ted Johansson, EKS, ISY
TSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation Ted Johansson, EKS, ISY 2 RX Nonlinearity Issues, Demodulation RX nonlinearities (parts of 2.2) System Nonlinearity Sensitivity
More informationOne-Bit Delta Sigma D/A Conversion Part I: Theory
One-Bit Delta Sigma D/A Conversion Part I: Theory Randy Yates mailto:randy.yates@sonyericsson.com July 28, 2004 1 Contents 1 What Is A D/A Converter? 3 2 Delta Sigma Conversion Revealed 5 3 Oversampling
More informationA Novel Low Power Profile for Mixed-Signal Design of SARADC
Electrical and Electronic Engineering 2012, 2(2): 82-87 DOI: 10.5923/j.eee.20120202.15 A Novel Low Power Profile for Mixed-Signal Design of SARADC Saeed Roshani 1,*, Sobhan Roshani 1, Mohammad B. Ghaznavi
More informationA 60-dB Image Rejection Filter Using Δ-Σ Modulation and Frequency Shifting
A 60-dB Image Rejection Filter Using Δ-Σ Modulation and Frequency Shifting Toshihiro Konishi, Koh Tsuruda, Shintaro Izumi, Hyeokjong Lee, Hidehiro Fujiwara, Takashi Takeuchi, Hiroshi Kawaguchi, and Masahiko
More information2.4 A/D Converter Survey Linearity
2.4 A/D Converter Survey 21 mum and minimum power spectral density (PSD) levels. In the case of a single-channel receiver, this implies the gain control range of the VGA, while in a multi-channel receiver
More informationEECS 247 Analog-Digital Interface Integrated Circuits Lecture 1: Introduction
EECS 247 Analog-Digital Interface Integrated Circuits 2009 Instructor: Haideh Khorramabadi UC Berkeley Department of Electrical Engineering and Computer Sciences Lecture 1: Introduction EECS 247 Lecture
More informationTSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation. Ted Johansson, EKS, ISY
TSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation Ted Johansson, EKS, ISY RX Nonlinearity Issues: 2.2, 2.4 Demodulation: not in the book 2 RX nonlinearities System Nonlinearity
More informationESE 531: Digital Signal Processing
ESE 531: Digital Signal Processing Lec 1: January 17, 2019 Introduction and Overview Lecture Outline! Course Topics Overview! Learning Objectives! Course Structure! Course Policies! Course Content! What
More informationAnother way to implement a folding ADC
Another way to implement a folding ADC J. Van Valburg and R. van de Plassche, An 8-b 650 MHz Folding ADC, IEEE JSSC, vol 27, #12, pp. 1662-6, Dec 1992 Coupled Differential Pair J. Van Valburg and R. van
More informationPutting It All Together: Computer Architecture and the Digital Camera
461 Putting It All Together: Computer Architecture and the Digital Camera This book covers many topics in circuit analysis and design, so it is only natural to wonder how they all fit together and how
More informationDesign of Dynamic Latched Comparator with Reduced Kickback Noise
Volume 118 No. 17 2018, 289-298 ISSN: 1311-8080 (printed version); ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu Design of Dynamic Latched Comparator with Reduced Kickback Noise N
More informationSimulation of High Performance Pipelined ADC Based on Optical Component Using VHDL
Simulation of High Performance Pipelined ADC Based on Optical Component Using VHDL Kavita chourasia, Abhishek Choubey, Sudhir kumar Abstract This thesis explores the high performance ADC based on optical
More informationIntegrated RoF Network Concept for Heterogeneous / Multi-Access 5G Wireless System
Integrated RoF Network Concept for Heterogeneous / Multi-Access 5G Wireless System Yasushi Yamao AWCC The University of Electro-Communications LABORATORY Goal Outline Create concept of 5G smart backhaul
More informationEECS 247 Lecture 18: Data Converters- Track & Hold- ADC Design 2009 Page 1. EE247 Lecture 18
EE247 Lecture 8 ADC Converters Sampling (continued) Bottom-plate switching Track & hold T/H circuits T/H combined with summing/difference function T/H circuit incorporating gain & offset cancellation T/H
More informationAnalysis of New Dynamic Comparator for ADC Circuit
RESEARCH ARTICLE OPEN ACCESS Analysis of New Dynamic Comparator for ADC Circuit B. Shiva Kumar *, Fazal Noorbasha**, K. Vinay Kumar ***, N. V. Siva Rama Krishna. T**** * (Student of VLSI Systems Research
More informationA 12-bit 100kS/s SAR ADC for Biomedical Applications. Sung-Chan Rho 1 and Shin-Il Lim 2. Seoul, Korea. Abstract
, pp.17-22 http://dx.doi.org/10.14257/ijunesst.2016.9.8.02 A 12-bit 100kS/s SAR ADC for Biomedical Applications Sung-Chan Rho 1 and Shin-Il Lim 2 1 Department of Electronics and Computer Engineering, Seokyeong
More informationMixed-Signal Design Innovations in FDSOI Technology. Boris Murmann April 13, 2016
Mixed-Signal Design Innovations in FDSOI Technology Boris Murmann April 13, 2016 Outline Application trends and needs Review of FDSOI advantages Examples High-speed data conversion RF transceivers Medical
More informationCascaded Noise Shaping for Oversampling A/D and D/A Conversion Bruce A. Wooley Stanford University
Cascaded Noise Shaping for Oversampling A/D and D/A Conversion Bruce A. Wooley Stanford University Bruce A. Wooley - 1 - Copyright 2005, Stanford University Outline Oversampling modulators for A-to-D conversion
More informationDESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY Silpa Kesav 1, K.S.Nayanathara 2 and B.K. Madhavi 3 1,2 (ECE, CVR College of Engineering, Hyderabad, India) 3 (ECE, Sridevi Women s Engineering
More informationAnalog to Digital Converters (ADC) Rferences. Types of AD converters Direct (voltage comparison)
Analog to Digital Converters (ADC) Lecture 7 Rferences U. Tietze, Ch.Schenk, Electronics Circuits Handbook for Design and Applications, Springer,2010 Advertisement materials and Application notes of: Linear
More informationVLSI Chip Design Project TSEK06
VLSI Chip Design Project TSEK06 Project Description and Requirement Specification Version 1.1 Project: 100 MHz, 10 dbm direct VCO modulating FM transmitter Project number: 4 Project Group: Name Project
More informationOversampling D/A Converter Design for Improved Signal to Quantization Noise Ratio
International Journal of Computer Trends and Technology (IJCTT) volume 8 Number 4 October 5 Oversampling D/A Converter Design for Improved Signal to Quantization Noise Ratio Himanshu Mahatma, Rajesh Mehra,
More informationInterpolation by a Prime Factor other than 2 in Low- Voltage Low-Power DAC
Interpolation by a Prime Factor other than 2 in Low- Voltage Low-Power DAC Peter Pracný, Ivan H. H. Jørgensen, Liang Chen and Erik Bruun Department of Electrical Engineering Technical University of Denmark
More informationISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5
20.5 An Ultra-Low Power 2.4GHz RF Transceiver for Wireless Sensor Networks in 0.13µm CMOS with 400mV Supply and an Integrated Passive RX Front-End Ben W. Cook, Axel D. Berny, Alyosha Molnar, Steven Lanzisera,
More informationA Design of Sigma-Delta ADC Using OTA
RESEARCH ARTICLE OPEN ACCESS A Design of Sigma-Delta ADC Using OTA Miss. Niveditha Yadav M 1, Mr. Yaseen Basha 2, Dr. Venkatesh kumar H 3 1 Department of ECE, PG Student, NCET/VTU, and Bengaluru, India
More informationA High Speed-Low Power Comparator with Composite Cascode Pre-amplification for Oversampled ADCs
Journal of Automation and Control Engineering Vol. 1, No. 4, December 013 A High Speed-Low Power Comparator with Composite Cascode Pre-amplification for Oversampled ADCs Kavindra Kandpal, Saloni Varshney,
More informationFundamentals of Data Conversion: Part I.1
Fundamentals of Data Conversion: Part I.1 Sebastian Hoyos http://ece.tamu.edu/~hoyos/ Several of these slides were provided by Dr. Jose Silva-Martinez and Dr. Jun Zhou Outline Fundamentals of Analog-to-Digital
More informationBehzad Razavi, RF Microelectronics, Prentice Hall PTR, 1998
2008/Sep/17 1 Text Book: Behzad Razavi, RF Microelectronics, Prentice Hall PTR, 1998 References: (MSR) Thomas H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 2/e, Cambridge University Press,
More informationEE247 Lecture 11. Switched-Capacitor Filters (continued) Effect of non-idealities Bilinear switched-capacitor filters Filter design summary
EE47 Lecture 11 Switched-Capacitor Filters (continued) Effect of non-idealities Bilinear switched-capacitor filters Filter design summary Comparison of various filter topologies Data Converters EECS 47
More information