Data Logger by Carsten Kristiansen Napier University. November 2004
|
|
- Jared Blankenship
- 6 years ago
- Views:
Transcription
1 Data Logger by Carsten Kristiansen Napier University November 2004
2
3 Title page Author: Carsten Kristiansen. Napier No: Assignment title: Data Logger. Education: Electronic and Computer Engineering. Module: Engineering Applications SE Place of education: Napier University Edinburgh 10 Colinton Road Edinburgh EH10 5DT Lecturer: Dr. T.D. Binnie. Assignment period: 2. November January 2005.
4 1. Abstract This report describes how an data logger are designed and simulated. The data logger must memorise a analogue signal from an electrical model of an ultrasonic transducer, where the values must be presented visually at a display. These values are be stored when the memory has been triggered from a digital sequence. The data logger are designed in blocks, where each block are simulated individually. This reaches a complete circuit and conclusion of the data logging system.
5 Contents 1. Abstract Introduction Analogue source Digital source Assignment specifications Block diagram Amplifier Calculations Simulation of the instrumentation amplifier Offset correction Offset calculations Simulation of the amplifier Sequence detector State diagram: State table: State assignment: Next state logic Simulation of the sequence detector Counter Counter setup: Simulation of the counter A/D converter Simulation of the A/D converter Memory and display Memory Display Simulation of the memory and display Schematic of the data logger Schematic of the data logger using macros Conclusion References Internet Literature Software tools...26
6 Data Logger Carsten Kristiansen Napier No.: Introduction The assignment of the design and simulation of this data logger, are done by designing each block for itself, simulating these individually which in the final stage will lead to a complete data logging system. With the use of the TINA Pro software, the circuits and simulations can be carried out. The design procedure for this is to build each of the circuits, simulate their behaviour and then save them individually as macros. The electrical models of the Analogue and digital sources that are used for the assignment are analysed below Analogue source The analogue source is a predefined part of the assignment, which is the electronic model of a ultrasonic transducer. The figure 1 below illustrates the schematic symbol of the analogue source. The output is connected to an impedance meter which in the simulation will measure the output impedance of the analogue source. U1 Analogue Source Vs + Z ZM1 Output Vs 10u T Fig. 1: Analogue Source -10u 50u 1.00m 1.50m 2.00m Time (s) Fig. 2: Analogue source simulation result The impedance are in the simulation measured to be 159,69Ω, which should be taken in consideration when the amplifier circuit are designed, because it can have a great effect on the input of the amplifier as a load resistance. A good solution for this can be by using an instrumentation amplifier for the analogue signal. As the simulation result in figure 2 illustrates, the signal from the analogue source has a amplitude of ±100μV. After a period of 400μS, the analogue source will generate a square signal with a time period of 400μS. This will give a frequency of 1 =2,5 khz Napier University Edinburgh
7 Carsten Kristiansen Napier No.: Data Logger 2.2. Digital source The digital source has two independent outputs, one that is a serial digital test source (Signal) which generates the sequence The other output is a clock source (Clock), which generates a clock signal for the following sequence detector. U1 Digital Source Signal Clock Signal out Clock out Fig. 3: Digital source T H Clock out L H Signal out L 5u 10u 15u 20u Fig. 4: Digital source simulation result Time (s) The clock in the digital source as shown in figure 4 generates a square signal with a period of 10μS, 1 which gives a frequency of 10 =100kHz. The generation of the signal out, illustrates the serial sequence Napier University Edinburgh 7
8 Data Logger Carsten Kristiansen Napier No.: Assignment specifications The first part is to design an analogue amplifier for the transducer signal. The source transducer is non-ideal it has a finite bandwidth and an internal impedance. The signal from the transducer has a peak voltage of ~100µV. The 8-bit analogue-to-digital converter to be used for the system has a maximum input voltage level of 1,02V which will produce the maximum output of The transducer signal must be amplified to match the input of the analogue to digital converter. The transducer signal has to be converted and captured and stored in a digital memory when triggered by a digital source. Specifically, when the serial digital data sequence 1011 is received three times from an external source, then the analogue transducer signal will be captured and stored in a memory. The digital bit rate is 100kHz. The circuit will count the number of individual (non-overlapping) sequences up to a value of three. At this value it will trigger the analogue-to-digital converter and the memory storage. Use TINA simulation package to design and simulate a non-ideal mixed signal data logging circuit which records a digital representation of the analogue output from an ultrasonic transducer Block diagram From the specifications a general block diagram can be presented. The block diagram below in figure 5 indicates what the desired options for the assignment are. Analogue Source Amplifier A/D Converter Memory Display Digital Source CLK Sequence Detector CLK Counter Fig. 5: Data Logger block diagram 8 Napier University Edinburgh
9 Carsten Kristiansen Napier No.: Data Logger 4. Amplifier For amplification between the analogue source and the A/D converter, an instrumentation amplifier circuit are used. This type of amplifier can amplify a very low input voltage to a desired output voltage with a low noise level. The figure 6 below, illustrates how the general instrumentation amplifier looks like. Look aside from the component values, which will be calculated. The OP-amp chosen for the circuit is the TL074 from Texas Instruments. This chip consists of 4 single, low noise OP-amps, which can be supplied with a ± voltage. The supply voltage which will be used for the amplifier is ±12V. R4 1k Input V+ + OP1 TL V- R1 1k R3 1k V OP3 TL074 V+ Output R5 1k R7 1k - V- R2 1k R6 1k + + OP2 TL074 V+ Fig. 6: General instrumentation amplifier circuit With this circuit, the values of the resistors has to be calculated from some chosen requirements, which is the amplification of the OP-Amp's. In the first part that includes the OP1 and OP2 the amplification are chosen to be high compared to the amplification with OP3. This is desired to use the excellent qualities of the Common Mode Rejection Ratio (CMRR), that the OP-Amp's can provide. But first it is needed to calculate how great the amplification between the input/output must be Calculations Known: U in =±100 V U out max =1,02V Total amplification: A u total = U out max = 1,02 U in 200 =5100 V / V The total amplification are then split up so that the first part which is OP1 and OP2 provides an amplification of 100 V / V, and the second part with OP3 is set to 51 V / V. Napier University Edinburgh 9
10 Data Logger Carsten Kristiansen Napier No.: Chosen: R1=100 k R2=R1 A u1 =100 V / V R3=10 k R6=R3 A u2 =51 V / V R7 is calculated: A u1 =1 2 R2 R7= 2 R2 R7 A u1 1 = k R7=2,02 k~2 k (E12 value) Due to tolerance variations of the resistors the value of R7 are changed to 1,8kΩ, and a potentiometer (P1) with a value of 470Ω is inserted in series, so if the circuit where to be build practically, it would be possible to adjust the amplification to the precise value that is needed. The potentiometer is inserted in a way, so that if the glider should attempt to stop working, the instrumentation amplifier would still work, but with a difference in the amplification. The adjustable area of the amplification resistance (R7+P1) will be from 1,8kΩ to 2,27kΩ. The minimum to maximum relationship of the amplification with the potentiometer inserted are calculated below. Minimum to maximum amplification of OP1 and OP2: A u1 min =1 2 R2 = k R7 P1 max 1,8 k 470 ~ 88V / V A u1 max =1 2 R2 = k R7 P1 min 1,8 k 0 ~ 111V / V R3 is calculated: A u = R4 R3 R4=A u R3=51 10 k R4=510 k -And R5 = R4 (E24 value) Voltage output calculations: The output voltage of the instrumentation amplifier, can with the values of the resistors and the input voltage from the analogue source now be calculated. The calculated voltages below are the ideal (the resistor R7 and the potentiometer P1 has a total value of 2,02kΩ), the minimum and the maximum output voltages with the P1 potentiometer inserted. U out ideal = U OP1+ U OP R2 R4 R7 P1 ideal R3 = k 1,8 k k 10 k =1,0201V U out min = U OP1+ U OP R2 R4 R7 P1 max R3 = k 1,8 k k 10 k =0,9089V U out max = U OP1+ U OP R2 R k = R7 P1 min R3 1,8 k k 10 k =1,1435V 10 Napier University Edinburgh
11 Carsten Kristiansen Napier No.: Data Logger 4.2. Simulation of the instrumentation amplifier The instrumentation amplifier with the calculated values above are simulated with the ideal values where the potentiometer P1 are in its ideal position, which is at 220Ω. The figure 7 below illustrates the simulation circuit of the instrumentation amplifier, with the analogue source connected to the input. U1 Analogue Source Vs Input V+ + OP1 TL V- R1 100k R3 10k R4 510k V OP3 TL074 V+ Output R7 1,8k R5 510k P1 470 R6 10k - V- R2 100k + + OP2 TL074 V+ Fig. 7: Instrumentation amplifier simulation circuit T 20u Input -20u 60m Output -60m 50u 1.00m 1.50m 2.00m Time (s) Fig. 8: Instrumentation amplifier simulation result The simulation output of the instrumentation amplifier indicates that the output are phase shifted 180 degrees compared to the input as shown in figure 8 above, because of the inverting amplifier OP3. The output voltage derived from the simulation in TINA has a peak to peak value of -507,42mV to 538,23mV. The absolute voltage on the output are the two voltages added together which gives a value of 1,045V. Napier University Edinburgh 11
12 Data Logger Carsten Kristiansen Napier No.: Offset correction As illustrated in the figure 8 with the simulation of the instrumentation amplifier the voltage level of the output are not as desired from 0V to 1,02V, which can be adjusted to the right level by inserting another amplifier on the output of the OP3. The amplifier used for this is an inverting amplifier where there is used offset voltage on the positive input. There are more advantages of inserting this amplifier, than the offset correction. The input to output phase shift of the complete amplifier will be 0 degrees, and since it is a TL074 that is being used for the circuit, all of the OP-amps in the package will be used. If the amplifier where to be build in practical, this would be a preferred choice of use, considering temperature and component variations. The general circuit for the offset correction is illustrated below in figure 9. The values of the resistors will be calculated. R9 1k Input R8 1k V+ - V- + + OP4 TL074 Output R10 1k V+ P2 1k R11 1k Fig. 9: Offset correction circuit 4.4. Offset calculations Known: U out min =507,42 mv Chosen: A u =1 V / V R8=R9=10 k R10=1 k Offset voltage are calculated: U offset = U out min A u 1 =507,42 m =253,71 mv 2 12 Napier University Edinburgh
13 Carsten Kristiansen Napier No.: Data Logger R11+P2 are calculated: R11 P2=R10 V+ 1 =1 k U offset ,71 m 1 =46,298 k R11 are chosen to be 33kΩ, where the potentiometer P2 then can be calculated to be: P2= R11 P2 R11 chosen =46,298 k 33 k=13,298 k ~ 15 k (E12 value) With the potentiometer P2 adjusted to the correct value of 13,298kΩ, the output should be able to deliver an approximate voltage from 0 to 1,02V Simulation of the amplifier The complete circuit of the amplifier are illustrated in the figure 10 below. The amplifier are simulated with the analogue source on the input. The potentiometers P1 and P2 are adjusted to the correct values as calculated previously to get the best performance of the amplifier. U1 Analogue Source Vs Input V+ + OP1 TL V- P1 470 R3 10k R1 100k R7 1,8k R6 10k R4 510k V OP3 TL074 V+ R5 510k R8 10k V+ P2 15k R9 10k V OP4 TL074 V+ Output R11 33k V- - R2 100k R10 1k + + OP2 TL074 V+ Fig. 10: Amplifier simulation circuit Napier University Edinburgh 13
14 Data Logger Carsten Kristiansen Napier No.: Transient analysis of the amplifier: T 10u Input -10u 1.00 Output 50u 1.00m 1.50m 2.00m Fig. 11: Transient simulation result of the amplifier Time (s) From the figure 11 above the transient simulation result of the amplifier indicates that the phase shift between the input to output are 0 degrees, and the output voltage levels are as desired. The levels are measured to be from -30mV to 1,01V. However the following A/D converters analogue input will only display levels from 0V to 1,01V digitally on the output. AC transfer analysis of the amplifier: T Input -2 8 Output k 10k 100k Fig. 12: AC transfer simulation result of the amplifier Frequency (Hz) The AC transfer simulation of the amplifier shows the best working condition of the amplifier in frequency vs. Gain. Note that the best results of the gain can be derived at frequencies between 200Hz to 3kHz. 14 Napier University Edinburgh
15 Carsten Kristiansen Napier No.: Data Logger 5. Sequence detector With the digital source at the input, the sequence detector has to detect at the serial digital sequence By using D-type Flip-Flops a circuit for the detector can be designed. The output of the Flip- Flops must be added together which will give a detect signal at the output State diagram: The state diagram can give a good overview at the functions that is desired in the sequence detector. There are 4 bits in the sequence 1011, which are put into the diagram below in figure 13. The A to D indicates each of the stages of the 4 bits, where E is the output that has to be set to a logical high when the sequence 1011 is received. Fig. 13: Sequence detector state diagram 5.2. State table: From the state diagram the functions of the sequence detector can be derived and written into a state table as shown below. The table shows the present and next state logic, which are used for the D- type Flip-Flops, where the x +, y + and z + are the inputs on the Flip-Flops. Din are the data-input on the Flip-Flops. State table Present Next state x + y + z + Din = 0 Din = 1 A A B B C B C A D D C E E A B Output Napier University Edinburgh 15
16 Data Logger Carsten Kristiansen Napier No.: State assignment: To minimize faults in the sequence, there will be used gray code for the present state in the state assignment table as shown below. To find the next state logic, the common known state table for the D-type Flip-Flop have been used. State assignment State Present Next state x + y + z + x y z Din = 0 Din = 1 A B C D E Detect 5.4. Next state logic By deriving the next state logic from the state assignment table, it can be written into Karnaugh maps. For each of the 3 outputs there are made a map, where the logical gates for the sequence detector can be found. y z Din x X X X X X X x + Output x + =Din x y z y z Din x X X X X X X y + Output y + =Din x y z Din x y x y z y z Din x X X X X X X z + Output z + =x y z Din x y z Din x y Din x y z 16 Napier University Edinburgh
17 Carsten Kristiansen Napier No.: Data Logger The expressions for each of the outputs have been tried reducing with boolean algebra, but the results could not make the use of gates for the circuit be more optimized than the expressions derived from the Karnaugh map, so the results from the Karnaugh maps are used for the design of the circuit Simulation of the sequence detector X Y Z U14 SN7404 U13 SN7421 U21 SN7421 U20 SN7411 U16 SN7411 U10 SN7421 U4 + U U6 U17 SN7421 U U8+ U1 Din CLK D P Q X D P Q Y D P Q Z C Q U12 SN7411 C Q C Q + U5 + U7 + U9 U1 SN7474 U18 SN7411 U2 SN7474 U3 SN7474 Digital Source Signal Clock U19 SN7411 Detect Fig. 14: Sequence detector simulation circuit The sequence detector are simulated with the Digital source on the input to verify the correct output functions. The result of the digital timing analysis are illustrated below. T CLK Detect Din X Y Z u 20u 30u Fig. 15: Digital timing analysis of the sequence detector Time (s) Napier University Edinburgh 17
18 Data Logger Carsten Kristiansen Napier No.: Counter To read the detected sequence from the sequence detector every time there has been a correct sequence 3 times from the digital source, a counter is needed to trigger the memory. The counter that is chosen for this job is the SN74190, which is a 4 bit synchronous up/down BCD counter. The schematic symbol of the counter are shown below with a description of the pin connections. Pin connections: CTEN =Count enable control input D/U =Down/Up control line input CLK =Clock input LOAD= Load control line input A to D=4 bit data input lines M / m=maximum/ minimum count output RCO=Ripple clock output QA to QD=4 bit data output U22 SN74190 CTEN D/U CLK LOAD A B C D M/m RCO QA QB QC QD Fig. 16: Counter By examin the datasheet for the SN74190 counter from Texas Instruments, a circuit for the counter can be designed. The counter must count binary up to three from the previous detect signal, on the CLK input. When this is fulfilled, the counter needs to be reset again to zero and keep counting to three. The counter should at the binary number of three be able to give a logical high trigger signal at the output Counter setup: CLK :Connected to the clock detect output from the sequence detector. CTEN : Connected to ground - counter enabled. D/U : Connected to ground - counter direction up. LOAD :Connected to the output on the trigger gate through an inverter - counter resets when trigger output is high. A to D : Connected to ground - with a low level at the LOAD input, the counter are preset to 0000 on the data output lines. QA and QB : Connected to a AND-gate - when the counter reaches the binary number 3, the output on the AND-gate will give a trigger signal. 18 Napier University Edinburgh
19 Carsten Kristiansen Napier No.: Data Logger 6.2. Simulation of the counter The counter is in the simulation connected to a 10kHz clock signal to verify its use. In the final circuit it is connected as described in the counter setup. The circuit used for the simulation of the counter are illustrated below in figure 17. U22 SN74190 U2 CLK CTEN D/U CLK LOAD A B C D M/m RCO QA QB QC QD U23 SN7408 Output U1 SN7404 Fig. 17: Counter simulation circuit T 5.00 CLK 4.00 Output 25u 50u 75u 1.00m Fig. 18: Transient simulation result of the counter Time (s) The counter will when running, deliver a trigger signal on every third of the clock ticks at the CLK input, except the first counting sequence where it will be at the fourth clock tick. This is because the counter is not reset when it starts counting, which means that when the first clock pulse arrives, the counter will count from binary zero to three. Napier University Edinburgh 19
20 Data Logger Carsten Kristiansen Napier No.: A/D converter To convert the analogue signal from the amplifier to digital levels that can be used for the memory circuit, an A/D converter is inserted. The component that is chosen is a standard 8 bit A/D converter from TINA. The analogue input must be a voltage level from 0 to 1,02V, which at the outputs would deliver a 8 bit digital output from 0000 to FFFF. The reference voltage input on the converter are connected to ground. To verify the correct operations of the A/D conversion with the signal from the amplifier, a 8 bit digital to analogue converter are used for this purpose Simulation of the A/D converter Input U1 U2 + U3 + VG1 A E A R0 Ri Gnd Output Fig. 19: A/D converter simulation circuit The voltage generator are set to deliver a sinusoidal signal of ±510mV with a offset at 510mV, which will give a voltage level of 0V to 1,02V on the input of the A/D converter, that is similar to the output from the amplifier. 0T Input Output 20u 40u 60u Fig. 20: Transient simulation result of the A/D converter Time (s) 20 Napier University Edinburgh
21 Carsten Kristiansen Napier No.: Data Logger 8. Memory and display The values from the analogue source that is amplified and converted to the 8 bit digital signal, needs to be stored in a memory device, and then displayed visually on a display device. The values from the memory can be viewed at the display by the use of addressing Memory The memory chosen for the data logger is a 8 bit static CMOS RAM (SRAM), which is a standard RAM component in TINA. This memory can be addressed from the hex values 00 to FF which gives a total memory allocation of 2048 bytes. To address the memory, the 12 bit binary counter is inserted in the circuit. The counter will be reset with a high level on the MR pin every time the counter has reached a decimal value of In the simulation of the memory and display, the output from the counter are connected to both the address and data input lines on the RAM. The clock signal used at the input on the counter are similar to the clock output from the digital source. The setup description below for the memory is the one used for the simulation. Memory setup: CS :Chip select=connected to ground - chip enabled. R/W : Read /Write=Connected to the clock - when a high level the memory reads data on the data input, when low the memory writes data on the data output lines. OD:Output Disable=Connected to ground - memory device enabled Display The display chosen for the data logger is an ascii display. This display has an 8 bit input an can display characters from common known ascii table as illustrated in figure 21. The table is only a small part of the complete ascii table, where the entire table can be found at the Internet address in the references. Fig. 21: Part of the ascii table Napier University Edinburgh 21
22 Data Logger Carsten Kristiansen Napier No.: Simulation of the memory and display Fig. 22: Digital step by step analysis of the memory and display The figure above illustrates a running simulation of the memory and display, where the display receives a 8 bit digital signal of , which as a decimal number is 64. In the ascii table this number represents the character B, which the ascii display also indicates. CLK T DO1 DO2 DO3 DO4 DO5 DO6 DO7 DO8 25u 50u 75u 1.00m Fig. 23: Digital timing analysis of the memory and display Time (s) 22 Napier University Edinburgh
23 Carsten Kristiansen Napier No.: Data Logger 9. Schematic of the data logger Napier University Edinburgh 23
24 Data Logger Carsten Kristiansen Napier No.: Schematic of the data logger using macros 24 Napier University Edinburgh
25 Carsten Kristiansen Napier No.: Data Logger 10. Conclusion The design and simulation assignment of a data logger has been completed with some difficulty in the simulation part of the complete data logging system. It has been learned that the TINA simulation software surprisingly not where able to simulate the final and complete circuit of the data logger, which was a big disappointment, not to be able to see the final simulation results with the entire circuit. Different approaches where tried to figure out if it could be possible in some way to get a successful simulation result with the final schematic, but without any luck. By reading closely at the homepage of the TINA software it was found that the desired simulation was not possible. If the data logger where to be build in practical, the circuits could be reduced even further by the use of a microcontroller. This controller could be a PSoC mixed-signal controller from Cypress, which would be able to replace roughly all the circuits that has been designed for the system. There where some problems when the sequence detector where designed and simulated. It was at first tried setting up the present states in the state assignment table with binary code, which in the simulations didn't work, so instead the Gray code was used and the outcome of the simulations then where as expected. The assignment of designing the data logger has been a very interesting assignment, cause of the experiences it has given by the use of the TINA software, and the combination of both analogue and digital electronic. Carsten Kristiansen Napier University Edinburgh 25
26 Data Logger Carsten Kristiansen Napier No.: References Internet Instrumentation amplifiers, TL074, Counter SN74190, ascii table, Literature Introduction to electrical engineering, Mulukutla S. Sarma. Handout notes for Sequential synchronous circuits, Jay Hoy. Digital Teknik, Leif Møller Andersen Software tools TINA Pro for Windows, 26 Napier University Edinburgh
CONTENTS Sl. No. Experiment Page No
CONTENTS Sl. No. Experiment Page No 1a Given a 4-variable logic expression, simplify it using Entered Variable Map and realize the simplified logic expression using 8:1 multiplexer IC. 2a 3a 4a 5a 6a 1b
More informationLOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1
LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM K-Map for SUM: K-Map for CARRY: SUM = A B + AB CARRY = AB 22/ODD/III/ECE/DE/LM Page No. EXPT NO: DATE : DESIGN OF ADDER AND SUBTRACTOR AIM: To design
More informationDepartment of Electronics and Communication Engineering
Department of Electronics and Communication Engineering Sub Code/Name: BEC3L2- DIGITAL ELECTRONICS LAB Name Reg No Branch Year & Semester : : : : LIST OF EXPERIMENTS Sl No Experiments Page No Study of
More informationPreface... iii. Chapter 1: Diodes and Circuits... 1
Table of Contents Preface... iii Chapter 1: Diodes and Circuits... 1 1.1 Introduction... 1 1.2 Structure of an Atom... 2 1.3 Classification of Solid Materials on the Basis of Conductivity... 2 1.4 Atomic
More informationLIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM
LIST OF EXPERIMENTS. Study of logic gates. 2. Design and implementation of adders and subtractors using logic gates. 3. Design and implementation of code converters using logic gates. 4. Design and implementation
More informationENGR-4300 Electronic Instrumentation Quiz 3 Fall 2010 Name Section
ENGR-4300 Electronic Instrumentation Quiz 3 Fall 00 Name Section You are to complete 5 questions. Question I is required. You may select any four of the first five questions. You must indicate which of
More informationSRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI
SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI 6489 (Approved By AICTE,Newdelhi Affiliated To ANNA UNIVERSITY::Chennai) CS 62 DIGITAL ELECTRONICS LAB (REGULATION-23) LAB MANUAL DEPARTMENT OF
More informationFan in: The number of inputs of a logic gate can handle.
Subject Code: 17333 Model Answer Page 1/ 29 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model
More informationElectronic Instrumentation
5V 1 1 1 2 9 10 7 CL CLK LD TE PE CO 15 + 6 5 4 3 P4 P3 P2 P1 Q4 Q3 Q2 Q1 11 12 13 14 2-14161 Electronic Instrumentation Experiment 7 Digital Logic Devices and the 555 Timer Part A: Basic Logic Gates Part
More informationLab 7: DELTA AND SIGMA-DELTA A/D CONVERTERS
ANALOG & TELECOMMUNICATION ELECTRONICS LABORATORY EXERCISE 6 Lab 7: DELTA AND SIGMA-DELTA A/D CONVERTERS Goal The goals of this experiment are: - Verify the operation of a differential ADC; - Find the
More informationANALOG TO DIGITAL CONVERTER
Final Project ANALOG TO DIGITAL CONVERTER As preparation for the laboratory, examine the final circuit diagram at the end of these notes and write a brief plan for the project, including a list of the
More informationIntroduction to Analog Interfacing. ECE/CS 5780/6780: Embedded System Design. Various Op Amps. Ideal Op Amps
Introduction to Analog Interfacing ECE/CS 5780/6780: Embedded System Design Scott R. Little Lecture 19: Operational Amplifiers Most embedded systems include components that measure and/or control real-world
More informationENGR-4300 Fall 2008 Test 3. Name. Section 1(MR 8:00) 2(TF 2:00) (circle one) Question I (20 points) Question II (15 points) Question III (20 points)
ENGR-43 Fall 8 Test 3 Name Section (MR 8:) (TF :) (circle one) Question I ( points) Question II (5 points) Question III ( points) Question I ( points) Question (5 points) Total ( points): On all questions:
More informationLab 5. Binary Counter
Lab. Binary Counter Overview of this Session In this laboratory, you will learn: Continue to use the scope to characterize frequencies How to count in binary How to use an MC counter Introduction The TA
More informationDigital Logic Troubleshooting
Digital Logic Troubleshooting Troubleshooting Basic Equipment Circuit diagram Data book (for IC pin outs) Logic probe Voltmeter Oscilloscope Advanced Logic analyzer 1 Basic ideas Troubleshooting is systemic
More informationELECTRONICS ADVANCED SUPPLEMENTARY LEVEL
ELECTRONICS ADVANCED SUPPLEMENTARY LEVEL AIMS The general aims of the subject are : 1. to foster an interest in and an enjoyment of electronics as a practical and intellectual discipline; 2. to develop
More informationVCC. Digital 16 Frequency Divider Digital-to-Analog Converter Butterworth Active Filter Sample-and-Hold Amplifier (part 2) Last Update: 03/19/14
Digital 16 Frequency Divider Digital-to-Analog Converter Butterworth Active Filter Sample-and-Hold Amplifier (part 2) ECE3204 Lab 5 Objective The purpose of this lab is to design and test an active Butterworth
More informationWinter 14 EXAMINATION Subject Code: Model Answer P a g e 1/28
Subject Code: 17333 Model Answer P a g e 1/28 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model
More informationFigure 1.1 Mechatronic system components (p. 3)
Figure 1.1 Mechatronic system components (p. 3) Example 1.2 Measurement System Digital Thermometer (p. 5) Figure 2.2 Electric circuit terminology (p. 13) Table 2.2 Resistor color band codes (p. 18) Figure
More informationADC Bit µp Compatible A/D Converter
ADC1001 10-Bit µp Compatible A/D Converter General Description The ADC1001 is a CMOS, 10-bit successive approximation A/D converter. The 20-pin ADC1001 is pin compatible with the ADC0801 8-bit A/D family.
More informationR & D Electronics DIGITAL IC TRAINER. Model : DE-150. Feature: Object: Specification:
DIGITAL IC TRAINER Model : DE-150 Object: To Study the Operation of Digital Logic ICs TTL and CMOS. To Study the All Gates, Flip-Flops, Counters etc. To Study the both the basic and advance digital electronics
More informationGOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION JULY-2012 SCHEME OF VALUATION
GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION JULY-0 SCHEME OF VALUATION Subject Code: 40 Subject: PART - A 0. Which region of the transistor
More information0 0 Q Q Q Q
Question 1) Flip Flops and Counters (15 points) a) Fill in the truth table for a JK flip flop. Use Q or Q to denote the previous value of Q and Q. (6 pts) J K CLK Q Q Q Q 1 1 1 1 1 1 Q Q b) In Figure 1a
More informationNumber system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished
Number system: the system used to count discrete units is called number system Decimal system: the number system that contains 10 distinguished symbols that is 0-9 or digits is called decimal system. As
More informationLab 6 Prelab Grading Sheet
Lab 6 Prelab Grading Sheet NAME: Read through the Background section of this lab and print the prelab and in-lab grading sheets. Then complete the steps below and fill in the Prelab 6 Grading Sheet. You
More informationLab 6: Instrumentation Amplifier
Lab 6: Instrumentation Amplifier INTRODUCTION: A fundamental building block for electrical measurements of biological signals is an instrumentation amplifier. In this lab, you will explore the operation
More informationUNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING SEMESTER TWO EXAMINATION 2017/2018
UNIVERSITY OF BOLTON [EES04] SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING SEMESTER TWO EXAMINATION 2017/2018 INTERMEDIATE DIGITAL ELECTRONICS AND COMMUNICATIONS MODULE NO: EEE5002
More informationSerial Input 18-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER
Serial Input 8-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER FEATURES 8-BIT MONOLITHIC AUDIO D/A CONVERTER LOW MAX THD + N: 92dB Without External Adjust 00% PIN COMPATIBLE WITH INDUSTRY STD 6-BIT PCM56P
More information*X025/11/01* X025/11/01 ELECTRONIC AND ELECTRICAL FUNDAMENTALS INTERMEDIATE 2 NATIONAL QUALIFICATIONS 2015 WEDNESDAY, 3 JUNE 9.00 AM 11.
X05//0 NATIONAL QUALIFICATIONS 05 WEDNESDAY, JUNE 9.00 AM.0 AM ELECTRONIC AND ELECTRICAL FUNDAMENTALS INTERMEDIATE 00 marks are allocated to this paper. Answer all questions in Section A (50 marks). Answer
More informationUNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC 180A DIGITAL SYSTEMS I Winter 2015
UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering EEC 180A DIGITAL SYSTEMS I Winter 2015 LAB 2: INTRODUCTION TO LAB INSTRUMENTS The purpose of this lab is to introduce the
More informationCHAPTER 6 DIGITAL INSTRUMENTS
CHAPTER 6 DIGITAL INSTRUMENTS 1 LECTURE CONTENTS 6.1 Logic Gates 6.2 Digital Instruments 6.3 Analog to Digital Converter 6.4 Electronic Counter 6.6 Digital Multimeters 2 6.1 Logic Gates 3 AND Gate The
More informationSerial Input 18-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER
Serial Input 8-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER FEATURES 8-BIT MONOLITHIC AUDIO D/A CONVERTER LOW MAX THD + N: 92dB Without External Adjust 00% PIN COMPATIBLE WITH INDUSTRY STD 6-BIT PCM56P
More informationPROPOSED SCHEME OF COURSE WORK
PROPOSED SCHEME OF COURSE WORK Course Details: Course Title : LINEAR AND DIGITAL IC APPLICATIONS Course Code : 13EC1146 L T P C : 4 0 0 3 Program: : B.Tech. Specialization: : Electrical and Electronics
More informationKeyword: Stop Watch, 555 Timer, logic gate IC, Multisim, PSPICE
The design and establishment of a multi-function Stop Watch Abstract This report intends to record the conduction process of the stopwatch project. The project requirement was to build a digital clock
More informationLab 6. Binary Counter
Lab 6. Binary Counter Overview of this Session In this laboratory, you will learn: Continue to use the scope to characterize frequencies How to count in binary How to use an MC14161 or CD40161BE counter
More informationMicroprocessor & Interfacing Lecture Programmable Interval Timer
Microprocessor & Interfacing Lecture 30 8254 Programmable Interval Timer P A R U L B A N S A L A S S T P R O F E S S O R E C S D E P A R T M E N T D R O N A C H A R Y A C O L L E G E O F E N G I N E E
More informationLab 2 Revisited Exercise
Lab 2 Revisited Exercise +15V 100k 1K 2N2222 Wire up led display Note the ground leads LED orientation 6.091 IAP 2008 Lecture 3 1 Comparator, Oscillator +5 +15 1k 2 V- 7 6 Vin 3 V+ 4 V o Notice that power
More informationhij Teacher Resource Bank GCE Electronics Exemplar Examination Questions ELEC2 Further Electronics
hij Teacher Resource Bank GCE Electronics Exemplar Examination Questions ELEC2 Further Electronics The Assessment and Qualifications Alliance (AQA) is a company limited by guarantee registered in England
More informationMAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER-16 EXAMINATION Model Answer
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationConcepts to be Reviewed
Introductory Medical Device Prototyping Analog Circuits Part 3 Operational Amplifiers, http://saliterman.umn.edu/ Department of Biomedical Engineering, University of Minnesota Concepts to be Reviewed Operational
More information12-Bit, Low-Power, Dual, Voltage-Output DAC with Serial Interface
19-2124; Rev 2; 7/3 12-Bit, Low-Power, Dual, Voltage-Output General Description The dual,12-bit, low-power, buffered voltageoutput, digital-to-analog converter (DAC) is packaged in a space-saving 8-pin
More informationIES Digital Mock Test
. The circuit given below work as IES Digital Mock Test - 4 Logic A B C x y z (a) Binary to Gray code converter (c) Binary to ECESS- converter (b) Gray code to Binary converter (d) ECESS- To Gray code
More informationLab Exercise 6: Digital/Analog conversion
Lab Exercise 6: Digital/Analog conversion Introduction In this lab exercise, you will study circuits for analog-to-digital and digital-to-analog conversion Preparation Before arriving at the lab, you should
More informationSN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS
Single Down/Up Count-Control Line Look-Ahead Circuitry Enhances Speed of Cascaded Counters Fully Synchronous in Count Modes Asynchronously Presettable With Load Control Package Options Include Plastic
More informationAssignment /01
Principles and Applications of Electronic Devices and Circuits Assignment 1 40764/01 It's very straightforward to submit this test paper online by logging on to the ICS Student Community at www.icslearn.co.uk.
More informationSPECIMEN. Candidate Number
Advanced Subsidiary GCE Electronics Unit F612: Signal Processors Specimen Paper Candidates answer on the question paper. Additional Materials: Scientific calculator Candidate Name Centre Number INSTRUCTIONS
More informationGOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-2012 SCHEME OF VALUATION
GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-0 SCHEME OF VALUATION Subject Code: 0 Subject: Qn. PART - A 0. Which is the largest of three
More informationDIGITAL ELECTRONICS QUESTION BANK
DIGITAL ELECTRONICS QUESTION BANK Section A: 1. Which of the following are analog quantities, and which are digital? (a) Number of atoms in a simple of material (b) Altitude of an aircraft (c) Pressure
More informationGCSE (9-1) WJEC Eduqas GCSE (9-1) in ELECTRONICS ACCREDITED BY OFQUAL DESIGNATED BY QUALIFICATIONS WALES SAMPLE ASSESSMENT MATERIALS
GCSE (9-1) WJEC Eduqas GCSE (9-1) in ELECTRONICS ACCREDITED BY OFQUAL DESIGNATED BY QUALIFICATIONS WALES SAMPLE ASSESSMENT MATERIALS Teaching from 2017 For award from 2019 GCSE ELECTRONICS Sample Assessment
More informationUniversity of Pittsburgh
University of Pittsburgh Experiment #7 Lab Report Analog-Digital Applications Submission Date: 08/01/2018 Instructors: Dr. Ahmed Dallal Shangqian Gao Submitted By: Nick Haver & Alex Williams Station #2
More informationUMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency
UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency Jamie E. Reinhold December 15, 2011 Abstract The design, simulation and layout of a UMAINE ECE Morse code Read Only Memory and transmitter
More informationFIRSTRANKER. 1. (a) What are the advantages of the adjustable voltage regulators over the fixed
Code No: 07A51102 R07 Set No. 2 1. (a) What are the advantages of the adjustable voltage regulators over the fixed voltage regulators. (b) Differentiate betweenan integrator and a differentiator. [8+8]
More informationModule -18 Flip flops
1 Module -18 Flip flops 1. Introduction 2. Comparison of latches and flip flops. 3. Clock the trigger signal 4. Flip flops 4.1. Level triggered flip flops SR, D and JK flip flops 4.2. Edge triggered flip
More informationGOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-2013 SCHEME OF VALUATION
GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-03 SCHEME OF VALUATION Subject Code: 0 Subject: PART - A 0. What does the arrow mark indicate
More informationDigital Logic Circuits
Digital Logic Circuits Let s look at the essential features of digital logic circuits, which are at the heart of digital computers. Learning Objectives Understand the concepts of analog and digital signals
More informationController Implementation--Part I. Cascading Edge-triggered Flip-Flops
Controller Implementation--Part I Alternative controller FSM implementation approaches based on: Classical Moore and Mealy machines Time state: Divide and Counter Jump counters Microprogramming (ROM) based
More informationLaboratory 9. Required Components: Objectives. Optional Components: Operational Amplifier Circuits (modified from lab text by Alciatore)
Laboratory 9 Operational Amplifier Circuits (modified from lab text by Alciatore) Required Components: 1x 741 op-amp 2x 1k resistors 4x 10k resistors 1x l00k resistor 1x 0.1F capacitor Optional Components:
More informationChapter 2 Signal Conditioning, Propagation, and Conversion
09/0 PHY 4330 Instrumentation I Chapter Signal Conditioning, Propagation, and Conversion. Amplification (Review of Op-amps) Reference: D. A. Bell, Operational Amplifiers Applications, Troubleshooting,
More informationSequential Logic Circuits
Exercise 2 Sequential Logic Circuits 1 - Introduction Goal of the exercise The goals of this exercise are: - verify the behavior of simple sequential logic circuits; - measure the dynamic parameters of
More informationDEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING
DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING (Regulation 2013) EE 6311 LINEAR AND DIGITAL INTEGRATED CIRCUITS LAB MANUAL 1 SYLLABUS OBJECTIVES: Working Practice in simulators / CAD Tools / Experiment
More informationDigital Applications of the Operational Amplifier
Lab Procedure 1. Objective This project will show the versatile operation of an operational amplifier in a voltage comparator (Schmitt Trigger) circuit and a sample and hold circuit. 2. Components Qty
More informationQuad 12-Bit Digital-to-Analog Converter (Serial Interface)
Quad 1-Bit Digital-to-Analog Converter (Serial Interface) FEATURES COMPLETE QUAD DAC INCLUDES INTERNAL REFERENCES AND OUTPUT AMPLIFIERS GUARANTEED SPECIFICATIONS OVER TEMPERATURE GUARANTEED MONOTONIC OVER
More informationDS1867 Dual Digital Potentiometer with EEPROM
Dual Digital Potentiometer with EEPROM www.dalsemi.com FEATURES Nonvolatile version of the popular DS1267 Low power consumption, quiet, pumpless design Operates from single 5V or ±5V supplies Two digitally
More informationHomework Assignment 03
Homework Assignment 03 Question 1 (Short Takes), 2 points each unless otherwise noted. 1. Two 0.68 μf capacitors are connected in series across a 10 khz sine wave signal source. The total capacitive reactance
More information15EI205L-ANALOG AND DIGITAL INTEGRATED CIRCUITS LABORATORY MANUAL
15EI205L-ANALOG AND DIGITAL INTEGRATED CIRCUITS LABORATORY MANUAL Department of Electronics and Instrumentation Engineering Faculty of Engineering and Technology Department of Electronics and Instrumentation
More informationUniversity of Pittsburgh
University of Pittsburgh Experiment #1 Lab Report Frequency Response of Operational Amplifiers Submission Date: 05/29/2018 Instructors: Dr. Ahmed Dallal Shangqian Gao Submitted By: Nick Haver & Alex Williams
More informationDedan Kimathi University of technology. Department of Electrical and Electronic Engineering. EEE2406: Instrumentation. Lab 2
Dedan Kimathi University of technology Department of Electrical and Electronic Engineering EEE2406: Instrumentation Lab 2 Title: Analogue to Digital Conversion October 2, 2015 1 Analogue to Digital Conversion
More informationDS1202, DS1202S. Serial Timekeeping Chip FEATURES PIN ASSIGNMENT. ORDERING INFORMATION DS pin DIP DS1202S 16 pin SOIC DS1202S8 8 pin SOIC
DS22, DS22S Serial Timekeeping Chip FEATURES Real time clock counts seconds, minutes, hours, date of the month, month, day of the week, and year with leap year compensation 2 x 8 RAM for scratchpad data
More informationdescription/ordering information
2-V to 6-V V CC Operation ( C190, 191) 4.5-V to 5.5-V V CC Operation ( CT191) Wide Operating Temperature Range of 55 C to 125 C Synchronous Counting and Asynchronous oading Two s for n-bit Cascading ook-ahead
More informationAERO2705 Space Engineering 1 Week 7 The University of Sydney
AERO2705 Space Engineering 1 Week 7 The University of Sydney Presenter Mr. Warwick Holmes Executive Director Space Engineering School of Aerospace, Mechanical and Mechatronic Engineering The University
More informationR.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. ELECTRONIC PRINCIPLES AND APPLICATIONS
R.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. DEPARTMENT OF PHYSICS QUESTION BANK FOR SEMESTER V PHYSICS PAPER VI (A) ELECTRONIC PRINCIPLES AND APPLICATIONS UNIT I: SEMICONDUCTOR DEVICES
More informationENGIN 112 Intro to Electrical and Computer Engineering
ENGIN 112 Intro to Electrical and Computer Engineering Lecture 28 Timing Analysis Overview Circuits do not respond instantaneously to input changes Predictable delay in transferring inputs to outputs Propagation
More informationSCLK 4 CS 1. Maxim Integrated Products 1
19-172; Rev ; 4/ Dual, 8-Bit, Voltage-Output General Description The contains two 8-bit, buffered, voltage-output digital-to-analog converters (DAC A and DAC B) in a small 8-pin SOT23 package. Both DAC
More informationPESIT BANGALORE SOUTH CAMPUS BASIC ELECTRONICS
PESIT BANGALORE SOUTH CAMPUS QUESTION BANK BASIC ELECTRONICS Sub Code: 17ELN15 / 17ELN25 IA Marks: 20 Hrs/ Week: 04 Exam Marks: 80 Total Hours: 50 Exam Hours: 03 Name of Faculty: Mr. Udoshi Basavaraj Module
More informationSKY3000. Data Sheet TRIPLE-TRACK MAGNETIC STRIPE F2F DECODER IC. For More Information. Solution Way Co., Ltd
SKY3000 Data Sheet MAGNETIC STRIPE F2F DECODER IC For More Information www.solutionway.com ydlee@solutionway.com Tel:+82-31-605-3800 Fax:+82-31-605-3801 1 Introduction 1. Description..3 2. Features...3
More informationMute detector IC BA336 / BA338 / BA338L. Audio ICs
Mute detector IC The BA336, BA338 and BA338L are monolithic ICs designed for mute detection and tape end detection. When a duration of silence (52dBm or less) exceeds the time constant set with an external
More informationDual, 8-Bit, Low-Power, 2-Wire, Serial Voltage-Output DAC
19-3538; Rev ; 2/5 Dual, 8-Bit, Low-Power, 2-Wire, Serial Voltage-Output General Description The is a dual, 8-bit voltage-output, digital-toanalog converter () with an I 2 C*-compatible, 2-wire interface
More informationCourse Outline Cover Page
College of Micronesia FSM P.O. Box 159 Kolonia, Pohnpei Course Outline Cover Page Digital Electronics I VEE 135 Course Title Department and Number Course Description: This course provides the students
More informationA2 Electronics Project: DARPS: A Digital Audio Recorder and Playback System. Name: Andrew Cottrell Year: 2011
A2 Electronics Project: DARPS: A Digital Audio Recorder and Playback System. Name: Year: 2011 System Overview: I will design and create a system that will record a variable amount of audio data and then
More informationAnalog Circuits Part 3 Operational Amplifiers
Introductory Medical Device Prototyping Analog Circuits Part 3 Operational Amplifiers, http://saliterman.umn.edu/ Department of Biomedical Engineering, University of Minnesota Concepts to be Reviewed Operational
More informationELEC2 (JUN15ELEC201) General Certificate of Education Advanced Subsidiary Examination June Further Electronics TOTAL. Time allowed 1 hour
Centre Number Surname Candidate Number For Examiner s Use Other Names Candidate Signature Examiner s Initials Question Mark Electronics General Certificate of Education Advanced Subsidiary Examination
More informationAdder Comparator 7 segment display Decoder for 7 segment display D flip flop Analysis of sequential circuits. Sequence detector
Lecture 3 Adder Comparator 7 segment display Decoder for 7 segment display D flip flop Analysis of sequential circuits Counter Sequence detector TNGE11 Digitalteknik, Lecture 3 1 Adder TNGE11 Digitalteknik,
More informationObsolete Product(s) - Obsolete Product(s)
SYNCHRONOUS PRESETTABLE 4-BIT COUNTER HIGH SPEED: f MAX = 250MHz (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 8µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS V IH = 2V (MIN.), V IL = 0.8V (MAX.)
More information2014 Paper E2.1: Digital Electronics II
2014 Paper E2.1: Digital Electronics II Answer ALL questions. There are THREE questions on the paper. Question ONE counts for 40% of the marks, other questions 30% Time allowed: 2 hours (Not to be removed
More informationHD44102D. (Dot Matrix Liquid Crystal Graphic Display Column Driver) Features. Description. Ordering Information
HD442 (Dot Matrix Liquid Crystal Graphic Display Column Driver) Description The HD442 is a column (segment) driver for dot matrix liquid crystal graphic display systems, storing the display data transferred
More informationChapter 10 Counter modules
Manual VIPA System 00V Chapter 0 Counter modules Chapter 0 Counter modules Overview This chapter contains information on the interfacing and configuration of the SSI-module FM 0 S. The different operating
More informationPractical Workbook Logic Design & Switching Theory
Practical Workbook Logic Design & Switching Theory Name : Year : Batch : Roll No : Department: Second Edition Fall 2017-18 Dept. of Computer & Information Systems Engineering NED University of Engineering
More informationECEN Network Analysis Section 3. Laboratory Manual
ECEN 3714----Network Analysis Section 3 Laboratory Manual LAB 07: Active Low Pass Filter Oklahoma State University School of Electrical and Computer Engineering. Section 3 Laboratory manual - 1 - Spring
More informationFEATURES. Timers Low Supply Detector. Power up Timer. Post Alarm Dead Time. Counter. Pulse Width Discriminator. Discriminator control function
PIR Circuit IC PASSIVE INFRA-RED ALARM Preliminary datasheet The SF389 is a CMOS, mixed signal ASIC designed for PIR motion detection and similar alarm applications. The ASIC interfaces directly between
More informationDEPARTMENT OF ELECTRICAL ENGINEERING LAB WORK EE301 ELECTRONIC CIRCUITS
DEPARTMENT OF ELECTRICAL ENGINEERING LAB WORK EE301 ELECTRONIC CIRCUITS EXPERIMENT : 4 TITLE : 555 TIMERS OUTCOME : Upon completion of this unit, the student should be able to: 1. gain experience with
More informationSKY2000. Data Sheet DUAL-TRACK MAGNETIC STRIPE F2F DECODER IC. For More Information. Solution Way Co., Ltd
SKY2000 Data Sheet MAGNETIC STRIPE F2F DECODER IC For More Information www.solutionway.com ydlee@solutionway.com Tel:+82-31-605-3800 Fax:+82-31-605-3801 1 Introduction 1. Description..3 2. Features...3
More informationSr. No. Instrument Specifications. TTL (Transistor-Transistor Logic) based on bipolar junction transistors
MIT College of Engineering, Pune. Department of Electronics & Telecommunication (Electronics Lab) EXPERIMENT NO 01 TITLE OF THE EXPERIMENT: Verify four voltage and current parameters for TTL and CMOS (IC
More informationAssignment 8 Analyzing Operational Amplifiers in MATLAB and PSpice
ECEL 301 ECE Laboratory I Dr. A. Fontecchio Assignment 8 Analyzing Operational Amplifiers in MATLAB and PSpice Goal Characterize critical parameters of the inverting or non-inverting opampbased amplifiers.
More informationCS302 - Digital Logic Design Glossary By
CS302 - Digital Logic Design Glossary By ABEL : Advanced Boolean Expression Language; a software compiler language for SPLD programming; a type of hardware description language (HDL) Adder : A digital
More informationTRAC020LH TOTALLY RE-CONFIGURABLE ANALOG CIRCUIT - TRAC. Issue 2 - MARCH 1999
TOTALLY RE-CONFIGURABLE ANALOG CIRCUIT - TRAC Issue 2 - MARCH 1999 TRAC2LH DEVICE DESCRIPTION The TRAC2LH is a Micro-Power version of the existing TRAC products. It also offers significant improvements
More informationAdvanced Regulating Pulse Width Modulators
Advanced Regulating Pulse Width Modulators FEATURES Complete PWM Power Control Circuitry Uncommitted Outputs for Single-ended or Push-pull Applications Low Standby Current 8mA Typical Interchangeable with
More informationOBSOLETE. High Performance, BiFET Operational Amplifiers AD542/AD544/AD547 REV. B
a FEATURES Ultralow Drift: 1 V/ C (AD547L) Low Offset Voltage: 0.25 mv (AD547L) Low Input Bias Currents: 25 pa max Low Quiescent Current: 1.5 ma Low Noise: 2 V p-p High Open Loop Gain: 110 db High Slew
More informationLINEAR IC APPLICATIONS
1 B.Tech III Year I Semester (R09) Regular & Supplementary Examinations December/January 2013/14 1 (a) Why is R e in an emitter-coupled differential amplifier replaced by a constant current source? (b)
More informationDS1267 Dual Digital Potentiometer Chip
Dual Digital Potentiometer Chip www.dalsemi.com FEATURES Ultra-low power consumption, quiet, pumpless design Two digitally controlled, 256-position potentiometers Serial port provides means for setting
More information1. The decimal number 62 is represented in hexadecimal (base 16) and binary (base 2) respectively as
BioE 1310 - Review 5 - Digital 1/16/2017 Instructions: On the Answer Sheet, enter your 2-digit ID number (with a leading 0 if needed) in the boxes of the ID section. Fill in the corresponding numbered
More information