Frequency Limits of InP-based Integrated Circuits
|
|
- Allyson Greene
- 5 years ago
- Views:
Transcription
1 Plenary, Indium Phosphide and Related Materials Conference, May 15-18, Matsue, Japan Frequency Limits of InP-based Integrated Circuits Mark Rodwell, E. Lind, Z. Griffith, S. R. Bank, A. M. Crook U. Singisetti, i M. Wistey, G. Burek, A.C. Gossard University of California, Santa Barbara Sponsors J. Zolper, S. Pappert, M. Rosker DARPA (TFAST, SWIFT, FLARE) D. Purdy, I. Mack Office of Naval Research Kwok Ng, Jim Hutchby Semiconductor Research Corporation Collaborators (HBT) M. Urteaga, R. Pierson, P. Rowell, M-J Choe, B. Brar Teledyne Scientific Company X. M. Fang, D. Lubyshev, Y. Wu, J. M. Fastenau, W.K. Liu International Quantum Epitaxy, Inc. S. Mohney Penn State University Collaborators (III-V MOS) A. Gossard, S. Stemmer, C. Van de Walle University of California Santa Barbara P. Asbeck, A. Kummel, Y. Taur, University of California San Diego J. Harris, P. McIntyre, Stanford University C. Palmstrøm, University of Minnesota M. Fischetti University of Massachusetts Amherst rodwell@ece.ucsb.edu , fax
2 Specific Acknowledgements (Prof.) Erik Lind Dr. Zach Griffith Dr. Mark Wistey 125 nm HBTs process technology theory / epi design 500 & 250 nm HBTs 150 GHz Logic 100 GHz op-amps InGaAs MOSFET process technology theory / epi design
3 THz Transistors are coming soon; both InP & Silicon InP Bipolars: 250 nm generation: 780 GHz f max, 424 GHz f τ, 4-5 V BV CEO 125 nm & 62 nm nodes ~THz devices db Z. Griffith H 21 U ma/μ μm 2 10 f = 780 GHz max f = 424 GHz τ Hz IBM IEDM '06: 65 nm SOI CMOS 450 GHz f max, ~1 V operation Intel Jan '07: 45 nm / high-k h / metal gate continued rapid progress continued pressure on III-V technologies V ce If you can't beat them, join them! unclear if Si MOSFETs will work well at sub-22-nm gate length InGaAs/InAs/InP channels under serious investigation for CMOS VLSI. Datta, DelAlamo, Sadana,...
4 THz InP vs. near-thz CMOS: different opportunities 65 / 45 / 33 / nm CMOS vast #s of very fast transistors... having low breakdown, sloppy DC parameters what NEW mm-wave applications will this enable? massive monolithic mm-wave arrays 1 Gb/s over ~1 km mm-wave MIMO DC parameters limit analog precision...
5 THz InP vs. near-thz CMOS: different opportunities InP HBT: THz bandwidths, good breakdown, analog precision db U 20 H f = 780 GHz max f = 424 GHz τ Hz & I, I (A) c b I c I b V be (V) ma/μ μm GHz, 70 mw amplifiers (design) In future: 700 or 1000 GHz amplifiers? V ce M. Jones 200 GHz digital logic (design) In future: 450 GHz clock rate? Z. Griffith M. Urteaga (Teledyne) GHz gain-bandwidth op-amps low 2 GHz In future: 200 GHz op-amps for low-im3 10 GHz amplifiers? Z. Griffith
6 Transistor Benchmarks f max matters db U H 21 f t = 660 GHz f max = 218 GHz Hz Tuned amplifiers: f max sets bandwidth Mixed-signal: C cb ΔV/ I c, C je ΔV/ I c, R ex I c /ΔV, R bb I c /ΔV, ex c τ f bb c no gain above GHz BVCEO is not the only voltage limitit (ma/μm 2 ) J e ! 6.8 V BVCEO V (V) ce Need Safe Operating Area...at least BV ceo /2 at J max /2 thermal resistance, high-current breakdown high-temperature operation (~75 C)? Goal is >1 THz f τ and f max <50 fs CΔV / I charging delays emphasize InP-collector DHBTs
7 HBT Scaling Laws
8
9 InP DHBTs: May 2007 (GHz) max f m 200 GHz GHz 400 GHz 500 GHz 600 GHz nm = f max f τ popular or Teledyne RSC ( f + f ) / 2 UIUC DHBT NTT 500 SFU 600nm Fujitsu HEMT UIUC SHBT UCSB 300 NGST Updated March nm Pohang SHBT HRL IBM SiGe Vitesse f τ (1 τ f τ f τ f f max max + 1 max metrics : f mw/ μm alone max much better ) 1 power amplifiers: metrics : PAE, associated gain, low noise amplifiers: F min digital : f ( C ( R clock cb ex, associated gain, I, hence ΔV / I f t (GHz) ( τ + τ ) ( R b bb I c c c ), / ΔV ), / ΔV ), c
10 HBT Scaling Roadmaps
11 2005: InP 500 nm Scaling Generation emitter base 500 nm width 16 Ω μm 2 contact ρ 300 width, 20 Ω μm 2 contact ρ collector 150 nm thick, 5 ma/μm 2 current density 5 V, breakdown f τ 400 GHz f max 500 GHz power amplifiers 250 GHz digital it clock rate 160 GHz (static dividers) (178 GHz) (150 GHz)
12 2006: 250 nm Scaling Generation, 1.414:1 faster emitter nm width 16 9 Ω μm 2 access ρ base width, Ω μm 2 contact ρ collector nm thick, 5 10 ma/μm 2 current density V, breakdown f τ GHz f max GHz power amplifiers GHz digital it clock rate GHz (static dividers) (425 GHz) (780 GHz)
13 2007: 125 nm Scaling Generation almost-thz HBT emitter nm width Ω μm 2 access ρ base width, Ω μm 2 contact ρ collector nm thick, ma/μm 2 current density V, breakdown f τ GHz f max GHz power amplifiers GHz digital it clock rate GHz (static dividers)
14 2008-9: 65 nm Scaling Generation beyond 1-THz HBT emitter nm width Ω μm 2 access ρ base nm width, Ω μm 2 contact ρ collector nm thick, ma/μm 2 current density V, breakdown f τ GHz f max GHz power amplifiers GHz digital it clock rate GHz (static dividers)
15 HBT Scaling Challenges
16 Scaling challenges: What looks easy, what looks hard? key device parameter required change collector depletion layer thickness decrease 2:1 base thickness decrease 1.414:1 emitter junction width decrease 4:1 collector junction width decrease 4:1 emitter resistance per unit emitter area decrease 4:1 current density increase 4:1 base contact resistivity decrease 4:1 (if contacts lie above collector junction) base contact resistivity (if contacts do not lie above collector junction) unchanged Hard: Thermal resistance (ICs) Emitter contact + access resistance Yield in deep submicron processes Contact electromigration (?), dark-line defects (?) Probably not as hard : Probably not as hard : Maintaining adequate breakdown for 3 V operation...
17 Temperature Rise: Transistor, Substrate, Package cylindricall heat flow near junction spherical flow for r > L e planar flow for r > D HBT / 2 P L e P P Tsub D / 2 ΔTsubstrate ln 2 π K InPLE We πk InP LE D K InP D increases logarithmically insignificant variation increases quadratically if T sub is constant ΔT package 1 + π 1 2 K P Cu chip W chip se, Kelvin junctio on temperature ri T sub = 40 μm (150 GHz / f clock ) total substrate: cylindrical + spherical regions package substrate: planar region master-slave D-Flip-Flop clock frequency, GHz Wiring lenghts, clock rates, power densities, etc. scaled from demonstrated 150 GHz digital ICs
18 HBTs: 500 nm Generation
19 500 nm Generation in Manufacturing: Teledyne Self-aligned Dielectric Sidewall Process No short-circuits from liftoff defects. Emitter Contact Emitter can be much thinner small etch undercut. Base Contact Dielectric Sidewall (red), U(blue e) (db) J E = 6.5 ma/um 2 V CE = 1.5 V f τ = 405GHz f max = 392 GHz emitter emitter metal EB grade base dielectric sidewall spacer base contact window base metal H21 0 RF Gains Frequency (GHz) Electroplate emitter contact Etch emitter semiconductor Dielectric sidewall deposition Base contact patterning Selectively deposit base metal M. Urteaga et al, 2004 IEEE Device Research Conference, June 21-23, 2004 c.f. also Minh Le et al IEDM 2006 (Vitesse)
20 Example ICs in 500 nm HBT 175 GHz, 7.5 mw 142 GHz, 800 mw 128 GHz, 206 mw medium-power amp. master/slave latch master/slave latch V. Paidi Z. Griffith M. Urteaga P. Rowell D. Pierson B. Brar mesa HBT UCSB mesa HBT UCSB N+ Fe N+ Fe N+ N+ S.I. sidewall /pedestal HBT Teledyne Other Results: 160 Gb/s multiplexer (T. Swahn et al, Chalmers / Vitesse) ~5000-HBT direct-digital frequency synthesis ICs (Vitesse, Teledyne)
21 HBTs: 250 nm Generation
22 250 nm scaling generation InP DHBTs Emitter contact resistance 5 Ω μm 2 Base contact t resistance is < 5 Ω μm 2 Z. Griffith E. Lind
23 DHBTs: 250 nm Scaling Generation Z. Griffith E. Lind nm thick collector 60 nm thick collector U 30 U H 21 db 20 H 21 db 20 ma A/μm 2 10 f = 780 GHz max f =424GHz τ Hz ma/μ μm 2 10 f = 218 GHz max f = 660 GHz t V 0 1 ce V Emitter access: 5.1 Ω μm 2 ce 2 3 Base contact: 6.3 Ω μm Hz
24 Example IC Designs in 250 nm HBT M. Jones Z. Griffith 340 GHz, 70 mw, medium-power amplifiers 200 GHz master-slave latches...fabrication planned summer/fall fabrication on hold...
25 125 nm InP HBT development
26 Emitter Access Resistance 125 nm generation requires 5 Ω - μm 2 emitter resistivities iti 65 nm generation requires 1-2 Ω - μm 2 Erik Lind Adam Crook Seth Bank Uttam Singisetti Recent Results: ErAs/Mb MBE in-situ 1.5 Ω - μm 2 Mb MBE in-situ 0.6 Ω - μm 2 TiPdAu ex-situ 0.5 Ω - μm 2 TiW ex-situ 0.7 Ω - μm 2 Degeneracy contributes 1 Ω - μm 2 20 nm emitter-base depletion layer contributes 1 Ω - μm 2 resistance 10 2 J(mA/um^2) Fermi-Dirac Boltzmann T e =0 nm 10 nm steps Equivalent series resistance approximation V be - φ E fn x ( x) = J qn( x) T e =100 nm
27 Epitaxial Layer Development for 125 nm Generation Erik Lind InGaAs base: low sheet resistivity, it low transit time, but collector must be graded d ev low-current breakdown dominated d by tunneling in setback layer base collector V cb = 0.0 V nm : Zach Griffith 30 B-C grade redesign: thin the setback, thin the grade 1) less superlattice periods... ev ) nm 2) thinner (sub-monolayer) superlattice periods random alloy grade Current (A/cm2) calculation Vcb (V) ma/μm V ce 3) thin GaAs/InGaAs strained-layer grade DC data shows expected increase in breakdown. Transport (RF) data is pending.
28 125 nm Emitter Process Erik Lind Blanket sputter deposition TiW emitter contact metal Optical lithography ICP reactive-ion etching ICP RIE etch of InGaAs/InP semiconductor, Selective wet etch to base 125 nm emitter 500 nm undercut at emitter ends 61 nm junction: 40 nm lateral undercut
29 UCSB 125 nm DHBT Development Erik Lind Adam Crook 125 nm emitter process InGaAs/InP Emitter Metal emitter contact resistivity ~ 0.7 Ω - μm 2 base contact resistivity ~ 3-5 Ω -μm 2 Target performance ~ GHz simultaneous f t & f max, 3-4 V breakdown
30 How might we build the 62.5 nm HBT? Mesa process: control of etch undercut with dry+wet process Alternatives: - dielectric sidewall process - sidewall process with extrinsic base regrowth: allows thinner base
31 InP-based FETs; MOSFETs & HEMTs
32 InP-based HEMTs & MOSFETs : Why? InGaAs/InP HEMTs: mm-wave low-noise amplifiers imum Noise Figure, Mini 8 7 dbghz f τ = Frequency, GHz f τ = 500 GHz F min 1+ g ( R + R + R mi s g i ) A ~2.5:1 f τ / f signal ratio provides 3 db noise figure. Γ Low-noise GHz preamplification is a key application for 1-THz-f τ HEMTs f f τ InGaAs/InP MOSFETs: post-22-nm VLSI (?) Higher mobility and peak electron velocity than in Silicon higher ( I d / W g ) and lower ( CΔV / I ) at sub-22-nm scaling (?)
33
34
35 Some Encouraging Initial Data non-parabolic bands (variable m*) significantly increase feasible sheet charge Asbeck / Fischetti / Taur simulate drive currents much larger than for constant-m* model -- mobilities seem to be acceptable even in thin wells M. Wistey preliminary data... and our current device designs... metal gate source contact drain contact dielectric N+ regrowth InGaAs channel N+ regrowth InP sub-channel barrier undoped undoped substrate P + substrate substrate well: 2.5 nm InGaAs, 2.5 nm InP N+ InGaAs/InAs extrinsic source & drain by regrowth device design and fabrication: Asbeck group: UCSD Taur group: UCSD Fischetti group: U. Mass Rodwell group: UCSB Palmstrøm group: U. Minn
36 Frequency Limits of InP-based Integrated Circuits InP Bipolar Transistors Scaling limits: contact resistivities, device and IC thermal resistances. 62 nm (1 THz f τ, THz f max ) scaling generation is feasible. 700 GHz amplifiers, 450 GHz digital logic Is the 32 nm (1 THz amplifiers) generation feasible? InP Field-Effect Transistors Low electron effective mass difficulties with further scaling Guarded optimism regarding 22 nm generation for VLSI Serious difficulties beyond.
37 (end)
38 non-animated versions of the three key scaling slides
39 HBT scaling laws Goal: double transistor bandwidth when used in any circuit keep constant all resistances, voltages, currents reduce 2:1 all capacitances and all transport delays 2 τ = T 2D + T v thin base ~1.414:1 τ b b n b / c = T c 2 v thin collector 2:1 T b W e W bc T c C A R ex = ρc/a/ A I A cb c /Tc e 2 c, Kirk e / Tc reduce junction areas 4:1 reduce emitter contact resistivity 4:1 (current remains constant, as desired ) ( ) emitter length L E ΔT P πk L InP E L e P need to reduce junction areas 4:1 ln + W reduce widths 2:1 & reduce length 2:1 doubles ΔT e πk InPLE reducing widths 4:1, keep constant length small ΔT increase R bb ρsw 12L e e + ρsw 6L e bc + ρc A contacts reduce base contact resistivity 4:1 reduce widths 2:1 & reduce length 2:1 constant R bb reducing widths 4:1, keep constant length reduced R bb Linewidths scale as the inverse square of bandwidth because thermal constraints dominate.
40 Back-of-Envelope FET Scaling Goal double transistor bandwidth when used in any circuit reduce 2:1 all capacitances and all transport delays keep constant all resistances, voltages, currents I d v exit ΔV ~ c v W ( V V ΔV ) eq exit ~ v exit Lg g ~ ( kt / m / μ gs th * 2 ) 1/ (non-degenerate) thin layers 2:1 1 / ceq ~ Tox / ε ox + Tw / 2ε c well eq doubled g ~ c v W reduce W g 2:1 g m, I d held constant m eq exit g C ~ c L W + α W reduce L g 2:1 C gs reduced 2:1 Cgs eq g g 1 dielectric fringing ( C gd Cs b, Cd b ) all proportional towg, ρ ρ L R c s S D s = + / Wg LS / D Wg g (C gd, C s-b, C d-b ) all reduced 2:1 reduce L s/d 2:1,reduce ρ c 4:1 (R s, R d ) held constant 2:1 vertical scaling 2:1 increased ( g m / W g ) 2:1 reduced W g 2:1 reduced fringing capacitances
41 FETs no longer scale well tunneling through h oxide high-k h dielectrics i (if feasible) Thin layers & low effective mass limit channel sheet charge density * ( E E ) qn / m f well * ( E E ) 1/ T 2 m well Low density of states limits drive current g m ~ c eq v W g where 1/ c eq c s well infinite well approximation high sheet-charge in thin well populate higher-mass band minima * e Solomon & Laux, 2001 IEDM 2 2 ~ (2) πh / q m + T / ε + T / 2ε density-of-states term dominates, limits ( g m / W g )and ( I d / W g ) fringing i & substrate t capacitances no longer scale, can dominate over C gs Thin quantum wells have low mobility Li SST 2005; Gold et al,, SSC 1987; Sakaki et al,, APL 1987 μ 2 6 ( E W ) T / well ox ox w well
42 InP DHBT: 500 nm Scaling Generation Z. Griffith h 21 U db f t = 450 GHz, f max = 490 GHz Hz 600 nm wide emitter, 120 nm thick collector, 30 nm thick base
Frequency Limits of Bipolar Integrated Circuits
IEEE MTT-S Symposium, June 13, 2006 Frequency Limits of Bipolar Integrated Circuits Mark Rodwell University of California, Santa Barbara Collaborators Z. Griffith, E. Lind, V. Paidi, N. Parthasarathy,
More information100+ GHz Transistor Electronics: Present and Projected Capabilities
21 IEEE International Topical Meeting on Microwave Photonics, October 5-6, 21, Montreal 1+ GHz Transistor Electronics: Present and Projected Capabilities Mark Rodwell University of California, Santa Barbara
More informationHigh-Frequency Transistors High-Frequency ICs. Technologies & Applications
High-Frequency Transistors High-Frequency ICs Technologies & Applications Mark Rodwell University of California, Santa Barbara rodwell@ece.ucsb.edu 805-893-3244, 805-893-2362 fax Report Documentation Page
More informationsub-mm-wave ICs, University of California, Santa Barbara
20th Annual Workshop on Interconnections within High Speed Digital Systems, Santa Fe, New Mexico, 3 6 May 2009 THz Transistors, sub-mm-wave ICs, mm-wave Systems Mark Rodwell University of California, Santa
More informationIndium Phosphide and Related Materials Selectively implanted subcollector DHBTs
Indium Phosphide and Related Materials - 2006 Selectively implanted subcollector DHBTs Navin Parthasarathy, Z. Griffith, C. Kadow, U. Singisetti, and M.J.W. Rodwell Dept. of Electrical and Computer Engineering,
More informationGalileo, Elephants, & Fast Nano-Devices
Presentation to NNIN REU interns, July 29, 2008 Galileo, Elephants, & Fast Nano-Devices Mark Rodwell University of California, Santa Barbara rodwell@ece.ucsb.edu 805-893-3244, 805-893-5705 fax Scaling:
More informationDeveloping Bipolar Transistors for Sub-mm-Wave Amplifiers and Next-Generation (300 GHz) Digital Circuits
Plenary, Device Research Conerence, State College, PA, June 26, 26 Developing Bipolar Transistors or Sub-mm-Wave Ampliiers and Next-Generation (3 GHz) Digital Circuits Mark Rodwell University o Caliornia,
More informationTHz Indium Phosphide Bipolar Transistor Technology
IEEE Compound Semiconductor IC Symposium, October 4-7, La Jolla, California THz Indium Phosphide Bipolar Transistor Technology Mark Rodwell University of California, Santa Barbara Coauthors: J. Rode, H.W.
More informationTransistors for THz Systems
IMS Workshop: Technologies for THZ Integrated Systems (WMD) Monday, June 3, 013, Seattle, Washington (8AM-5PM) Transistors for THz Systems Mark Rodwell, UCSB rodwell@ece.ucsb.edu Co-Authors and Collaborators:
More informationPlanarization and Regrowth of Self-Aligned Ohmic Contacts on InGaAs
MBE 2008, Vancouver, B.C. Planarization and Regrowth of Self-Aligned Ohmic Contacts on InGaAs Mark Wistey, Greg Burek, Uttam Singisetti, Austin Nelson, Brian Thibeault, Joël Cagnon, Susanne Stemmer, Arthur
More informationDevice Research Conference 2007
Devie Researh Conerene 2007 560 GHz t, max InGaAs/InP DHBT in a novel dry-ethed emitter proess Erik Lind, Adam M. Crook, Zah Griith, and Mark J.W. Rodwell Department o Eletrial and Computer Engineering
More informationDEFENSE TECHNICAL INFORMATION CENTER
DEFENSE TECHNICAL INFORMATION CENTER [nformiiioitforthe Deffrtse Couutauuty Month Day Year DTI'C has determined on LL j that this Technical Document has the Distribution Statement checked below. The current
More informationRecord I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs
Record I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs Sanghoon Lee 1*, V. Chobpattana 2,C.-Y. Huang 1, B. J. Thibeault 1, W. Mitchell 1, S. Stemmer
More informationTransistor & IC design for Sub-mm-Wave & THz ICs
Plenary, 2012 European Microwave Integrated Circuits Conference, October 29th, Amsterdam Transistor & IC design for Sub-mm-Wave & THz ICs Mark Rodwell University of California, Santa Barbara Coauthors:
More informationInP HBT technology development at IEMN
InP HBT technology development at IEMN Advanced NanOmetric Devices Group, Institut d Electronique de Microelectronique et de Nanotechnology, Lille, FRANCE Date Outline Which applications for THz GaAsSb/InP
More informationIn0.53Ga0.47As MOSFETs with 5 nm channel and self-aligned source/drain by MBE regrowth
UNIVERSITY OF CALIFORNIA Santa Barbara In0.53Ga0.47As MOSFETs with 5 nm channel and self-aligned source/drain by MBE regrowth A Dissertation submitted in partial satisfaction of the requirements for the
More informationRecord Extrinsic Transconductance (2.45 ms/μm at V DS = 0.5 V) InAs/In 0.53 Ga 0.47 As Channel MOSFETs Using MOCVD Source-Drain Regrowth
Record Extrinsic Transconductance (2.45 ms/μm at = 0.5 V) InAs/In 0.53 Ga 7 As Channel MOSFETs Using MOCVD Source-Drain Regrowth Sanghoon Lee 1*, C.-Y. Huang 1, A. D. Carter 1, D. C. Elias 1, J. J. M.
More information30% PAE W-band InP Power Amplifiers using Sub-quarter-wavelength Baluns for Series-connected Power-combining
2013 IEEE Compound Semiconductor IC Symposium, October 13-15, Monterey, C 30% PAE W-band InP Power Amplifiers using Sub-quarter-wavelength Baluns for Series-connected Power-combining 1 H.C. Park, 1 S.
More information50-500GHz Wireless Technologies: Transistors, ICs, and Systems
Plenary, Asia-Pacific Microwave Conference, December 6, 2015, Nanjing, China 50-500GHz Wireless Technologies: Transistors, ICs, and Systems Mark Rodwell, UCSB J. Rode*, P. Choudhary, B. Thibeault, W. Mitchell,
More informationSub-mm-Wave Technologies: Systems, ICs, THz Transistors
2013 Asia-Pacific Microwave Conference, November 8th, Seoul Sub-mm-Wave Technologies: Systems, ICs, THz Transistors Mark Rodwell University of California, Santa Barbara Coauthors: J. Rode, H.W. Chiang,
More informationLecture 020 ECE4430 Review II (1/5/04) Page 020-1
Lecture 020 ECE4430 Review II (1/5/04) Page 020-1 LECTURE 020 ECE 4430 REVIEW II (READING: GHLM - Chap. 2) Objective The objective of this presentation is: 1.) Identify the prerequisite material as taught
More informationLecture 020 ECE4430 Review II (1/5/04) Page 020-1
Lecture 020 ECE4430 Review II (1/5/04) Page 020-1 LECTURE 020 ECE 4430 REVIEW II (READING: GHLM - Chap. 2) Objective The objective of this presentation is: 1.) Identify the prerequisite material as taught
More informationAlternatives to standard MOSFETs. What problems are we really trying to solve?
Alternatives to standard MOSFETs A number of alternative FET schemes have been proposed, with an eye toward scaling up to the 10 nm node. Modifications to the standard MOSFET include: Silicon-in-insulator
More informationFin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018
Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 ECE 658 Sp 2018 Semiconductor Materials and Device Characterizations OUTLINE Background FinFET Future Roadmap Keeping up w/ Moore s Law
More informationScaling Mesa InP DHBTs to Record Bandwidths
University of California Santa Barbara Scaling Mesa InP DHBTs to Record Bandwidths A dissertation submitted in partial satisfaction of the requirements for the degree of Doctor of Philosophy in Electrical
More informationTU3B-1. An 81 GHz, 470 mw, 1.1 mm 2 InP HBT Power Amplifier with 4:1 Series Power Combining using Sub-quarter-wavelength Baluns
TU3B-1 Student Paper Finalist An 81 GHz, 470 mw, 1.1 mm 2 InP HBT Power Amplifier with 4:1 Series Power Combining using Sub-quarter-wavelength Baluns H. Park 1, S. Daneshgar 1, J. C. Rode 1, Z. Griffith
More informationAcknowledgements. Curriculum Vitæ. List of Figures. List of Tables. 1 Introduction Si MOSFET Scaling... 2
Contents Acknowledgements Curriculum Vitæ Abstract List of Figures List of Tables v vi viii xii xviii 1 Introduction 1 1.1 Si MOSFET Scaling......................... 2 2 General MOSFET Scaling Theory 7
More informationHigh Performance Mixed Signal Circuits Enabled by the Direct Monolithic Heterogeneous Integration of InP HBT and Si CMOS on a Silicon Substrate
High Performance Mixed Signal Circuits Enabled by the Direct Monolithic Heterogeneous Integration of InP HBT and Si CMOS on a Silicon Substrate The MIT Faculty has made this article openly available. Please
More informationGHz Bipolar ICs: Device and Circuit Design Principles
Short Course, IEEE Bipolar / BiCMOS Circuits and Technology Meeting, 9 October 2011, Atlanta, Georgia 100-1000 GHz Bipolar ICs: Device and Circuit Design Principles Mark Rodwell, UCSB Munkyo Seo, Teledyne
More informationActive Technology for Communication Circuits
EECS 242: Active Technology for Communication Circuits UC Berkeley EECS 242 Copyright Prof. Ali M Niknejad Outline Comparison of technology choices for communication circuits Si npn, Si NMOS, SiGe HBT,
More informationISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.4
ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.4 26.4 40Gb/s CMOS Distributed Amplifier for Fiber-Optic Communication Systems H. Shigematsu 1, M. Sato 1, T. Hirose 1, F. Brewer 2, M. Rodwell 2 1 Fujitsu,
More informationTHz HBTs & sub-mm-wave ICs
Workshop: Sub-millimeter-wave Monolithic Integrated Circuits. European Microwave Week. Amsterdam, Oct. 28, 2012 THz HBTs & sub-mm-wave ICs Mark Rodwell, UCSB Co-Authors and Collaborators: Teledyne HBT
More informationInGaAs channel MOSFET with self-aligned source/drain MBE regrowth technology
pss-header will be provided by the publisher Review copy not for distribution 0 0 (pss-logo will be inserted here by the publisher) InGaAs channel MOSFET with self-aligned source/drain MBE regrowth technology
More informationInGaAs MOSFETs for CMOS:
InGaAs MOSFETs for CMOS: Recent Advances in Process Technology J. A. del Alamo, D. Antoniadis, A. Guo, D.-H. Kim 1, T.-W. Kim 2, J. Lin, W. Lu, A. Vardi and X. Zhao Microsystems Technology Laboratories,
More informationMOSFET Parasitic Elements
MOSFET Parasitic Elements Three MITs of the ay Components of the source resistance and their influence on g m and R d Gate-induced drain leakage (GIL) and its effect on lowest possible leakage current
More informationITRS MOSFET Scaling Trends, Challenges, and Key Technology Innovations
Workshop on Frontiers of Extreme Computing Santa Cruz, CA October 24, 2005 ITRS MOSFET Scaling Trends, Challenges, and Key Technology Innovations Peter M. Zeitzoff Outline Introduction MOSFET scaling and
More information6.012 Microelectronic Devices and Circuits
Page 1 of 13 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Microelectronic Devices and Circuits Final Eam Closed Book: Formula sheet provided;
More informationECE145a / 218a: Notes Set 5 device models & device characteristics:
ECE145a / 218a: Notes Set 5 device models & device characteristics: Mark odwell University of California, Santa Barbara rodwell@ece.ucsb.edu 805-893-3244, 805-893-3262 fax Content: Bipolar Transistor M
More informationIII-V CMOS: Quo Vadis?
III-V CMOS: Quo Vadis? J. A. del Alamo, X. Cai, W. Lu, A. Vardi, and X. Zhao Microsystems Technology Laboratories Massachusetts Institute of Technology Compound Semiconductor Week 2018 Cambridge, MA, May
More informationA 3-Stage Shunt-Feedback Op-Amp having 19.2dB Gain, 54.1dBm OIP3 (2GHz), and 252 OIP3/P DC Ratio
International Microwave Symposium 2011 Chart 1 A 3-Stage Shunt-Feedback Op-Amp having 19.2dB Gain, 54.1dBm OIP3 (2GHz), and 252 OIP3/P DC Ratio Zach Griffith, M. Urteaga, R. Pierson, P. Rowell, M. Rodwell,
More informationLecture #29. Moore s Law
Lecture #29 ANNOUNCEMENTS HW#15 will be for extra credit Quiz #6 (Thursday 5/8) will include MOSFET C-V No late Projects will be accepted after Thursday 5/8 The last Coffee Hour will be held this Thursday
More informationFinFET Devices and Technologies
FinFET Devices and Technologies Jack C. Lee The University of Texas at Austin NCCAVS PAG Seminar 9/25/14 Material Opportunities for Semiconductors 1 Why FinFETs? Planar MOSFETs cannot scale beyond 22nm
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 11/01/2007 MOSFETs Lecture 5 Announcements HW7 set is due now HW8 is assigned, but will not be collected/graded. MOSFET Technology Scaling Technology
More informationECE 145A / 218 C, notes set xx: Class A power amplifiers
ECE 145A / 218 C, notes set xx: Class A power amplifiers Mark Rodwell University of California, Santa Barbara rodwell@ece.ucsb.edu 805-893-3244, 805-893-3262 fax Class A power amplifier: what do we mean?
More informationTransistors for VLSI, for Wireless: A View Forwards Through Fog
Plenary, Device Research Conference, June 22, 2015, Ohio State Transistors for VLSI, for Wireless: A View Forwards Through Fog Mark Rodwell, UCSB Low-voltage devices P. Long, E. Wilson, S. Mehrotra, M.
More informationSRM INSTITUTE OF SCIENCE AND TECHNOLOGY (DEEMED UNIVERSITY)
SRM INSTITUTE OF SCIENCE AND TECHNOLOGY (DEEMED UNIVERSITY) QUESTION BANK I YEAR B.Tech (II Semester) ELECTRONIC DEVICES (COMMON FOR EC102, EE104, IC108, BM106) UNIT-I PART-A 1. What are intrinsic and
More informationInP DHBTs in a Refractory Emitter Process for THz Electronics
UNIVERSITY OF CALIFORNIA Santa Barbara InP DHBTs in a Refractory Emitter Process for THz Electronics A Dissertation submitted in partial satisfaction of the requirements for the degree of Doctor of Philosophy
More informationQuantum-effect Resonant Tunneling Device Technology for Practical Ultra Low-power High-speed Applications
Quantum-effect Resonant Tunneling Device Technology for Practical Ultra Low-power High-speed Applications SEMATECH Symposium October 23 rd, 2012 Prof. Kyounghoon Yang High Speed Nanoelectronics Laboratory
More informationA New SiGe Base Lateral PNM Schottky Collector. Bipolar Transistor on SOI for Non Saturating. VLSI Logic Design
A ew SiGe Base Lateral PM Schottky Collector Bipolar Transistor on SOI for on Saturating VLSI Logic Design Abstract A novel bipolar transistor structure, namely, SiGe base lateral PM Schottky collector
More information2.8 - CMOS TECHNOLOGY
CMOS Technology (6/7/00) Page 1 2.8 - CMOS TECHNOLOGY INTRODUCTION Objective The objective of this presentation is: 1.) Illustrate the fabrication sequence for a typical MOS transistor 2.) Show the physical
More information32nm Technology and Beyond
32nm Technology and Beyond Paolo Gargini Chairman ITRS IEEE Fellow Director of Technology Strategy Intel Fellow ISS Europe 2009 P. Gargini 1 Agenda Equivalent Scaling 45nm Technology summary 32nm Technology
More informationChapter 2 : Semiconductor Materials & Devices (II) Feb
Chapter 2 : Semiconductor Materials & Devices (II) 1 Reference 1. SemiconductorManufacturing Technology: Michael Quirk and Julian Serda (2001) 3. Microelectronic Circuits (5/e): Sedra & Smith (2004) 4.
More informationSingle-stage G-band HBT Amplifier with 6.3 db Gain at 175 GHz
Single-stage G-band HBT Amplifier with 6.3 db Gain at 175 GHz M. Urteaga, D. Scott, T. Mathew, S. Krishnan, Y. Wei, M.J.W. Rodwell Department of Electrical and Computer Engineering, University of California,
More informationField-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;
Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known
More informationRF and Microwave Semiconductor Technologies
RF and Microwave Semiconductor Technologies Muhammad Fahim Ul Haque, Department of Electrical Engineering, Linköping University muhha@isy.liu.se Note: 1. This presentation is for the course of State of
More informationGallium nitride (GaN)
80 Technology focus: GaN power electronics Vertical, CMOS and dual-gate approaches to gallium nitride power electronics US research company HRL Laboratories has published a number of papers concerning
More informationInGaAs Nanoelectronics: from THz to CMOS
InGaAs Nanoelectronics: from THz to CMOS J. A. del Alamo Microsystems Technology Laboratories, MIT IEEE International Conference on Electron Devices and Solid-State Circuits Hong Kong, June 3, 2013 Acknowledgements:
More informationSemiconductor Memory: DRAM and SRAM. Department of Electrical and Computer Engineering, National University of Singapore
Semiconductor Memory: DRAM and SRAM Outline Introduction Random Access Memory (RAM) DRAM SRAM Non-volatile memory UV EPROM EEPROM Flash memory SONOS memory QD memory Introduction Slow memories Magnetic
More informationECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices
ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5950 Simple Transistor
More informationSub-30 nm InAs Quantum-Well MOSFETs with Self-Aligned Metal Contacts and Sub-1 nm EOT HfO 2 Insulator
Sub-30 nm InAs Quantum-Well MOSFETs with Self-Aligned Metal Contacts and Sub-1 nm EOT HfO 2 Insulator Jianqiang Lin, Dimitri A. Antoniadis, and Jesús A. del Alamo Microsystems Technology Laboratories,
More informationAlternative Channel Materials for MOSFET Scaling Below 10nm
Alternative Channel Materials for MOSFET Scaling Below 10nm Doug Barlage Electrical Requirements of Channel Mark Johnson Challenges With Material Synthesis Introduction Outline Challenges with scaling
More informationDepartment of Electrical Engineering IIT Madras
Department of Electrical Engineering IIT Madras Sample Questions on Semiconductor Devices EE3 applicants who are interested to pursue their research in microelectronics devices area (fabrication and/or
More informationUp to 6 GHz Low Noise Silicon Bipolar Transistor Chip. Technical Data AT-41400
Up to 6 GHz Low Noise Silicon Bipolar Transistor Chip Technical Data AT-1 Features Low Noise Figure: 1.6 db Typical at 3. db Typical at. GHz High Associated Gain: 1.5 db Typical at 1.5 db Typical at. GHz
More informationCOMPARISON OF THE MOSFET AND THE BJT:
COMPARISON OF THE MOSFET AND THE BJT: In this section we present a comparison of the characteristics of the two major electronic devices: the MOSFET and the BJT. To facilitate this comparison, typical
More informationWeek 7: Common-Collector Amplifier, MOS Field Effect Transistor
EE 2110A Electronic Circuits Week 7: Common-Collector Amplifier, MOS Field Effect Transistor ecture 07-1 Topics to coer Common-Collector Amplifier MOS Field Effect Transistor Physical Operation and I-V
More informationUnit III FET and its Applications. 2 Marks Questions and Answers
Unit III FET and its Applications 2 Marks Questions and Answers 1. Why do you call FET as field effect transistor? The name field effect is derived from the fact that the current is controlled by an electric
More informationInGaAs MOSFET Electronics
InGaAs MOSFET Electronics J. A. del Alamo Microsystems Technology Laboratories, MIT The 17 th International Symposium Physics of Semiconductors and Applications Jeju, Korea, December 7-11, 2014 Acknowledgements:
More informationPHYSICS OF SEMICONDUCTOR DEVICES
PHYSICS OF SEMICONDUCTOR DEVICES PHYSICS OF SEMICONDUCTOR DEVICES by J. P. Colinge Department of Electrical and Computer Engineering University of California, Davis C. A. Colinge Department of Electrical
More informationUltra High-Speed InGaAs Nano-HEMTs
Ultra High-Speed InGaAs Nano-HEMTs 2003. 10. 14 Kwang-Seok Seo School of Electrical Eng. and Computer Sci. Seoul National Univ., Korea Contents Introduction to InGaAsNano-HEMTs Nano Patterning Process
More informationChallenges and Innovations in Nano CMOS Transistor Scaling
Challenges and Innovations in Nano CMOS Transistor Scaling Tahir Ghani Intel Fellow Logic Technology Development October, 2009 Nikkei Presentation 1 Outline Traditional Scaling Traditional Scaling Limiters,
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 11/6/2007 MOSFETs Lecture 6 BJTs- Lecture 1 Reading Assignment: Chapter 10 More Scalable Device Structures Vertical Scaling is important. For example,
More informationINTRODUCTION: Basic operating principle of a MOSFET:
INTRODUCTION: Along with the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available whose Gate input is electrically insulated from the main current carrying
More informationIII-V CMOS: the key to sub-10 nm electronics?
III-V CMOS: the key to sub-10 nm electronics? J. A. del Alamo Microsystems Technology Laboratories, MIT 2011 MRS Spring Meeting and Exhibition Symposium P: Interface Engineering for Post-CMOS Emerging
More informationtechniques, and gold metalization in the fabrication of this device.
Up to 6 GHz Medium Power Silicon Bipolar Transistor Chip Technical Data AT-42 Features High Output Power: 21. dbm Typical P 1 db at 2. GHz 2.5 dbm Typical P 1 db at 4. GHz High Gain at 1 db Compression:
More informationDC Analysis of InP/GaAsSb DHBT Device Er. Ankit Sharma 1, Dr. Sukhwinder Singh 2
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 10, Issue 5, Ver. I (Sep - Oct.2015), PP 48-52 www.iosrjournals.org DC Analysis of InP/GaAsSb
More informationSemiconductor Devices
Semiconductor Devices Modelling and Technology Source Electrons Gate Holes Drain Insulator Nandita DasGupta Amitava DasGupta SEMICONDUCTOR DEVICES Modelling and Technology NANDITA DASGUPTA Professor Department
More informationOptical Phase-Locking and Wavelength Synthesis
2014 IEEE Compound Semiconductor Integrated Circuits Symposium, October 21-23, La Jolla, CA. Optical Phase-Locking and Wavelength Synthesis M.J.W. Rodwell, H.C. Park, M. Piels, M. Lu, A. Sivananthan, E.
More informationChapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics
Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1 Topics What is semiconductor Basic semiconductor devices Basics of IC processing CMOS technologies 2006/9/27 2 1 What is Semiconductor
More informationEE C245 ME C218 Introduction to MEMS Design
EE C45 ME C18 Introduction to MEMS Design Fall 008 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 9470 Lecture 7: Noise &
More informationAC Analysis of InP/GaAsSb DHBT Device 1 Er. Ankit Sharma, 2 Dr. Sukhwinder Singh 1
American International Journal of Research in Science, Technology, Engineering & Mathematics Available online at http://www.iasir.net ISSN (Print): 2328-3491, ISSN (Online): 2328-3580, ISSN (CD-ROM): 2328-3629
More informationHigh Power Performance InP/InGaAs Single HBTs
High Power Performance InP/InGaAs Single HBTs D Sawdai, K Hong, A Samelis, and D Pavlidis Solid-State Electronics Laboratory, Department of Electrical Engineering and Computer Science, The University of
More informationLecture Wrap up. December 13, 2005
6.012 Microelectronic Devices and Circuits Fall 2005 Lecture 26 1 Lecture 26 6.012 Wrap up December 13, 2005 Contents: 1. 6.012 wrap up Announcements: Final exam TA review session: December 16, 7:30 9:30
More informationECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor
More informationImproving CMOS Speed and Switching Energy with Vacuum-Gap Structures
Improving CMOS Speed and Switching Energy with Vacuum-Gap Structures Chenming Hu and Je Min Park Univ. of California, Berkeley -1- Outline Introduction Background and Motivation MOSFETs with Vacuum-Spacer
More informationGeneral look back at MESFET processing. General principles of heterostructure use in FETs
SMA5111 - Compound Semiconductors Lecture 11 - Heterojunction FETs - General HJFETs, HFETs Last items from Lec. 10 Depletion mode vs enhancement mode logic Complementary FET logic (none exists, or is likely
More informationMOSFET & IC Basics - GATE Problems (Part - I)
MOSFET & IC Basics - GATE Problems (Part - I) 1. Channel current is reduced on application of a more positive voltage to the GATE of the depletion mode n channel MOSFET. (True/False) [GATE 1994: 1 Mark]
More informationECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs. Lecture Outline
ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs Prof. Rensselaer Polytechnic Institute Troy, NY 12180 Office: CII-6229 Tel.: (518) 276-2909 e-mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s18/ecse
More informationLecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI
Lecture: Integration of silicon photonics with electronics Prepared by Jean-Marc FEDELI CEA-LETI Context The goal is to give optical functionalities to electronics integrated circuit (EIC) The objectives
More informationNAME: Last First Signature
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT
More informationSub-micron technology IC fabrication process trends SOI technology. Development of CMOS technology. Technology problems due to scaling
Goodbye Microelectronics Welcome Nanoelectronics Sub-micron technology IC fabrication process trends SOI technology SiGe Tranzistor in 50nm process Virus The thickness of gate oxide= 1.2 nm!!! Today we
More informationBJT Amplifier. Superposition principle (linear amplifier)
BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited
More informationIntegrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI
1 Integrated diodes pn junctions of transistor structures can be used as integrated diodes. The choice of the junction is limited by the considerations of switching speed and breakdown voltage. The forward
More informationAdvanced Digital Integrated Circuits. Lecture 2: Scaling Trends. Announcements. No office hour next Monday. Extra office hour Tuesday 2-3pm
EE241 - Spring 20 Advanced Digital Integrated Circuits Lecture 2: Scaling Trends and Features of Modern Technologies Announcements No office hour next Monday Extra office hour Tuesday 2-3pm 2 1 Outline
More informationCapacitive-Division Traveling-Wave Amplifier with 340 GHz Gain-Bandwidth Product
Hughes Presented at the 1995 IEEE MTT-S Symposium UCSB Capacitive-Division Traveling-Wave Amplifier with 340 GHz Gain-Bandwidth Product J. Pusl 1,2, B. Agarwal1, R. Pullela1, L. D. Nguyen 3, M. V. Le 3,
More informationUNIVERSITY OF CALIFORNIA. Santa Barbara. Submicron InP-based Heterojunction Bipolar Transistors
UNIVERSITY OF CALIFORNIA Santa Barbara Submicron InP-based Heterojunction Bipolar Transistors A Dissertation submitted in partial satisfaction of the requirements for the degree Doctor of Philosophy in
More informationChapter 3 Basics Semiconductor Devices and Processing
Chapter 3 Basics Semiconductor Devices and Processing 1 Objectives Identify at least two semiconductor materials from the periodic table of elements List n-type and p-type dopants Describe a diode and
More informationSilicon-on-Sapphire Technology: A Competitive Alternative for RF Systems
71 Silicon-on-Sapphire Technology: A Competitive Alternative for RF Systems Isaac Lagnado and Paul R. de la Houssaye SSC San Diego S. J. Koester, R. Hammond, J. O. Chu, J. A. Ott, P. M. Mooney, L. Perraud,
More informationIII-V Vertical Nanowire FETs with Steep Subthreshold Towards Sub-10 nm Diameter Devices
III-V Vertical Nanowire FETs with Steep Subthreshold Towards Sub-10 nm Diameter Devices Jesús A. del Alamo, Xin Zhao, Wenjie Lu, Alon Vardi Microsystems Technology Laboratories, MIT E 3 S Retreat September
More informationproblem grade total
Fall 2005 6.012 Microelectronic Devices and Circuits Prof. J. A. del Alamo Name: Recitation: November 16, 2005 Quiz #2 problem grade 1 2 3 4 total General guidelines (please read carefully before starting):
More informationNanoscale III-V Electronics: from Quantum-Well Planar MOSFETs to Vertical Nanowire MOSFETs
Nanoscale III-V Electronics: from Quantum-Well Planar MOSFETs to Vertical Nanowire MOSFETs J. A. del Alamo Microsystems Technology Laboratories, MIT Purdue University, West Lafayette, IN; September 29,
More information