TAIPRO Engineering. Speaker: M. Saint-Mard Managing director. TAIlored microsystem improving your PROduct
|
|
- Norah Sherman
- 5 years ago
- Views:
Transcription
1 TAIPRO Engineering MEMS packaging is crucial for system performance and reliability Speaker: M. Saint-Mard Managing director TAIPRO ENGINEERING SA Michel Saint-Mard Administrateur délégué Tel Fax Siège Social WSL, Rue Des Chasseurs Ardennais, 4032 Angleur 04/05/ Compte en banque : N de TVA : BE RPM
2 Scope TAIPRO Engineering s objectives Microsystem definition TAIPRO s activities Goal of microsystem activities Microsystem prototyping summary Device versus smart sensor Miniaturization Packaging aspect 3 case studies Conclusions 04/05/2012 2
3 TAIPRO Engineering s objectives Taipro s goal is to give a high level support to identify and respond to industrial needs by: Proto/demo of tailored microsystems for specific applications. Proof of concept studies (design & and proto/demo fabrication Fabrication of very small series (~ 5 to 100 assemblies/badge) and Ir. support for larger series in a first step. 04/05/2012 3
4 Microsystem definition Microsystem Smart sensor Microsystem is a solution including: - sensors - Electronics and firmware - Micro actuators, receptors and/or emitters (interaction with external world) ; - Power supply Ex de µsystèmes 04/05/2012 4
5 TAIPRO s activities TAIPRO Engineering focuses its activities on innovative micro assembly (packaging) of existing sensors and microelectronic COTS (Components Off The Shelf) to perform customized solutions with new functionalities for industrial applications: Tailored development project for in situ proof of concept demonstration, Standard & nonstandard packaging/micro assembly consultancy and pre-production series before manufacturing, Training on specific packaging and testing equipment, Example 04/05/2012 5
6 Goal of microsystem activities Hybrid packaging Stacking 5/4/ Chip inspection before bonding Main goals of theses micro packaging activities: Micro sensor design and prototyping Health monitoring with smart sensors design and prototyping Specific follow-up of equipment or process Protection against copy Miniaturization
7 Soudure filaire (wire bonding) Encapsulation Caractérisation et test Examples Design & modélisation Réception composants Nettoyage/activation par plasma Placement/assemblage/collage Confidentiel Microsystem prototyping summary Etudes TECHNO TESTS Recherches Tests technologiques Découpe silicium 04/05/2012 7
8 Devices vs. Smart sensors According to: R. Grace (SSI Como Italy March 2010) & Microsys and TAIPRO Device What is the technical need? You need to package some microē components! Solution 5/4/2012 8
9 Proto / small series Large series Equipment and tooling Bare dies and electrical components Final customer Confidentiel Devices vs. Smart sensors Chain of value of a solution (macroscopical view) Fab Packaging D&E Research institute Integration level 9
10 Some words about packaging Did you know that: Development of a new die failed 80 times on 100 because nobody thinks of packaging. Packaging costs 50 to 80 % of the final solution. Packaging can change the environmental sustainability of a bare die. Solution 04/05/
11 Some evident words about solution Your end user want: Something reliable. Something robust (sustainability to the environment) Something close to the state of the art (good side of it!) -> do not use too challenging technologies If not, you are in a research program (which is also a part of the chain of value) 04/05/
12 Existing packaging solution -Miniaturization aspects Bare (unpackaged) die Die lateral dimensions: Usual:1-10mm2 Small die: below 1mm2 Large die: above 10mm2 04/05/
13 SMD IC SOP - Small Outline Package DIP - Dual-in-Line Package From public website From public website QFP - Quad Flat Pack From public website QFN - Quad Flat No Leads Package From public website BGA ball grid arrays From public website TAIlored microsystem improving your From PROduct public website With courtesy of Microsys Extract from Sensor expo presentation in
14 Miniaturization aspects - Bare die vs. SMD Structure SMD Bare Die Format and dimension Technology Availability SMD, SOT, SOP, QFP, QFN, BGA etc. For 0402: x0.5 mm3 Soldering, conductive adhesive (CA) Only in specified format Not all dies are available Any:1-20mm thickness: 0.75 to 0.02mm WB (Al, Au etc), FC (any, including soldering, CA, other adhesives, gold studs etc) OK Miniaturization Lower density Highest density With courtesy of Microsys Extract from Sensor expo presentation in
15 Reliability consideration SMD Bare Die Count of interconnect Highest: All I/O are connected Double count of interconnection (IC I/O to pkg, pkg to mother board) Lowest: Only dedicated I/O are connected Direct contact IC I/O to mother board Interconnect distance Long Shortest Reliability High Highest With courtesy of Microsys Extract from Sensor expo presentation in
16 Integration density: Bare die vs. SMD (BGA) wire die substrate wire die substrate Bare die (flip chip option) Bare die (wire bonded option) wire die wire BGA package substrate With courtesy of Microsys Extract from Sensor expo presentation in
17 Miniaturization aspects - Bare die vs. SMD Thin die option Objectives: To reduce wafer thickness from µm (300mm, 12 ) to specified thickness 200µm is industrial standard 100µm is for advanced device 50µm and down to 25µm (in development) Requirement for the thinner dies, why: For miniaturized devices For better thermal management With courtesy of Microsys Extract from Sensor expo presentation in
18 Miniaturization aspects - Bare die vs. SMD Example of thinned die 750µm 50µm S.Stoukatch: research at IMEC Functional die before and after thinning 18 With courtesy of Microsys Extract from Sensor expo presentation in 2010
19 Miniaturization aspects - Packaging Why is FC method interesting? Performance The shortest possible interconnection between die and substrate Functionality Greatest I/O flexibility (area and perimeter bond pad distribution), greater I/O Miniaturization Smaller size Cost (product dependent) Main drivers for FC: Performance: RF application (example: GaAs die) Miniaturization (CSP) With courtesy of Microsys Extract from Sensor expo presentation in
20 Miniaturization aspects - Packaging FC for higher density integration die substrate wire die wire substrate With courtesy of Microsys Extract from Sensor expo presentation in
21 Miniaturization aspects - Packaging FC versus Wire bonding Wire bonding is still more matured technology Cost effective Flexible Recent progress in Wire bonding Wire length (down to 0.5mm) Wire diameter: 25µm standard, down to 10µm Wire bonding speed: 30wires/second With courtesy of Microsys Extract from Sensor expo presentation in
22 Partial conclusion A lot of existing technologies existing to obtain your miniaturized microsystem. Need for selecting the good one to be cost effective and reliable. 04/05/
23 Case studies 3 case studies to be placed on the chain of value: Wireless smart sensor/microsystem Stacked of a high density hybrid Flying sensor 04/05/
24 Why a microsystem? Case study N 1 General recap: We need to answer to an end user request (whatever the need) Vibration Temperature : -10 to 150 C Picture from Larousse dictionnary Arcelor Mittal (Liege, Belgium) 04/05/
25 What is the request? 04/05/
26 Confidentiel Potential solution? Yes, if: Reliable Efficient Easy to install The technologies to build it are available on the market And if the end user accept to use it 5/4/
27 Case study N 2 Request from customer - Scale down of an already designed solution. Technical need? Remaining the same technical characteristics (ex: wireless long range communication) Real need? Cost of the packaging lower than x Hybrid packaging 04/05/
28 Case study N 3 Request from customer Packaging of a flying sensor Technical need? Make some package of the solution for testing Real need? Efficient and robust solution at low cost in case of production 04/05/
29 Conclusions Packaging is an actor of the chain of value Never forget that the microsystem needs to answer to a request be sure that all the chain of value is ready to respond to that need. Step by step approaches are always possible if the actor(s) is (are) aware about the chain of value. Packaging is a part of the answer for innovative development of MEMS. 04/05/
30 Contact Michel Saint-Mard: Managing director Tel: /05/
Chapter 2. Literature Review
Chapter 2 Literature Review 2.1 Development of Electronic Packaging Electronic Packaging is to assemble an integrated circuit device with specific function and to connect with other electronic devices.
More informationSherlock Solder Models
Introduction: Sherlock Solder Models Solder fatigue calculations in Sherlock are accomplished using one of the many solder models available. The different solder models address the type of package that
More informationB. Flip-Chip Technology
B. Flip-Chip Technology B1. Level 1. Introduction to Flip-Chip techniques B1.1 Why flip-chip? In the development of packaging of electronics the aim is to lower cost, increase the packaging density, improve
More informationBrief Introduction of Sigurd IC package Assembly
Brief Introduction of Sigurd IC package Assembly Content Package Development Trend Product Brief Sawing type QFN Representative MEMS Product LGA Light Sensor Proximity Sensor High Yield Capability Low
More informationMICROELECTRONICS ASSSEMBLY TECHNOLOGIES. The QFN Platform as a Chip Packaging Foundation
West Coast Luncheon January 15, 2014. PROMEX PROMEX INDUSTRIES INC. MICROELECTRONICS ASSSEMBLY TECHNOLOGIES The QFN Platform as a Chip Packaging Foundation 3075 Oakmead Village Drive Santa Clara CA Ɩ 95051
More informationAn Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering
An Introduction to Electronics Systems Packaging Prof. G. V. Mahesh Department of Electronic Systems Engineering India Institute of Science, Bangalore Module No. # 02 Lecture No. # 08 Wafer Packaging Packaging
More informationIMAPS NE 45 A HETEROGENEOUS SIP SOLUTION FOR RF APPLICATIONS
IMAPS NE 45 A HETEROGENEOUS SIP SOLUTION FOR RF APPLICATIONS May 1st 2018 Justin C. Borski i3 Microsystems Inc. justin.borski@i3microsystems.com A HETEROGENEOUS SIP SOLUTION FOR RF APPLICATIONS Presentation
More information!"#$"%&' ()#*+,-+.&/0(
!"#$"%&' ()#*+,-+.&/0( Multi Chip Modules (MCM) or Multi chip packaging Industry s first MCM from IBM. Generally MCMs are horizontal or two-dimensional modules. Defined as a single unit containing two
More informationHigh Efficient Heat Dissipation on Printed Circuit Boards. Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH
High Efficient Heat Dissipation on Printed Circuit Boards Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH m.wille@se-pcb.de Introduction 2 Heat Flux: Q x y Q z The substrate (insulation)
More informationBenzocyclobutene Polymer dielectric from Dow Chemical used for wafer-level redistribution.
Glossary of Advanced Packaging: ACA Bare Die BCB BGA BLT BT C4 CBGA CCC CCGA CDIP or CerDIP CLCC COB COF CPGA Anisotropic Conductive Adhesive Adhesive with conducting filler particles where the electrical
More informationAssembly/Packagng RF-PCB. Thick Film. Thin Film. Screening/Test. Design Manual
Thick Film Thin Film RF-PCB Assembly/Packagng Screening/Test Design Manual RHe Design Manual The following rules are effective for the draft of circuit boards and hybrid assemblies. The instructions are
More informationBGA/CSP Re-balling Bob Doetzer Circuit Technology Inc.
BGA/CSP Re-balling Bob Doetzer Circuit Technology Inc. www.circuittechnology.com The trend in the electronics interconnect industry towards Area Array Packages type packages (BGA s, CSP s, CGA s etc.)
More informationElectronic materials and components-semiconductor packages
Electronic materials and components-semiconductor packages Semiconductor back-end processes We will learn much more about semiconductor back end processes in subsequent modules, but you need to understand
More informationSiP packaging technology of intelligent sensor module. Tony li
SiP packaging technology of intelligent sensor module Tony li 2016.9 Contents What we can do with sensors Sensor market trend Challenges of sensor packaging SiP technology to overcome challenges Overview
More informationAdvances in X-Ray Technology for Semicon Applications Keith Bryant and Thorsten Rother
Advances in X-Ray Technology for Semicon Applications Keith Bryant and Thorsten Rother X-Ray Champions, Telspec, Yxlon International Agenda The x-ray tube, the heart of the system Advances in digital detectors
More informationSemiconductor Back-Grinding
Semiconductor Back-Grinding The silicon wafer on which the active elements are created is a thin circular disc, typically 150mm or 200mm in diameter. During diffusion and similar processes, the wafer may
More informationFlexible Hybrid Electronics Fabricated with High-Performance COTS ICs using RTI CircuitFilm TM Technology
Flexible Hybrid Electronics Fabricated with High-Performance COTS ICs using RTI CircuitFilm TM Technology Scott Goodwin 1, Erik Vick 2 and Dorota Temple 2 1 Micross Advanced Interconnect Technology Micross
More informationEFFECTS OF USG CURRENT AND BONDING LOAD ON BONDING FORMATION IN QFN STACKED DIE PACKAGE. A. Jalar, S.A. Radzi and M.A.A. Hamid
Solid State Science and Technology, Vol. 16, No 2 (2008) 65-71 EFFECTS OF USG CURRENT AND BONDING LOAD ON BONDING FORMATION IN QFN STACKED DIE PACKAGE A. Jalar, S.A. Radzi and M.A.A. Hamid School of Applied
More information23. Packaging of Electronic Equipments (2)
23. Packaging of Electronic Equipments (2) 23.1 Packaging and Interconnection Techniques Introduction Electronic packaging, which for many years was only an afterthought in the design and manufacture of
More informationTwo major features of this text
Two major features of this text Since explanatory materials are systematically made based on subject examination questions, preparation
More informationFraunhofer IZM - ASSID
FRAUNHOFER-INSTITUT FÜR Zuverlässigkeit und Mikrointegration IZM Fraunhofer IZM - ASSID All Silicon System Integration Dresden Heterogeneous 3D Wafer Level System Integration 3D system integration is one
More informationTrends in Advanced Packaging Technologies An IMAPS UK view
Trends in Advanced Packaging Technologies An IMAPS UK view Andy Longford Chair IMAPS UK 2007 9 PandA Europe IMAPS UK IeMRC Interconnection event December 2008 1 International Microelectronics And Packaging
More informationPOSSUM TM Die Design as a Low Cost 3D Packaging Alternative
POSSUM TM Die Design as a Low Cost 3D Packaging Alternative The trend toward 3D system integration in a small form factor has accelerated even more with the introduction of smartphones and tablets. Integration
More informationEnabling concepts: Packaging Technologies
Enabling concepts: Packaging Technologies Ana Collado / Liam Murphy ESA / TEC-EDC 01/10/2018 ESA UNCLASSIFIED - For Official Use Enabling concepts: Packaging Technologies Drivers for the future: Higher
More informationChapter 11 Testing, Assembly, and Packaging
Chapter 11 Testing, Assembly, and Packaging Professor Paul K. Chu Testing The finished wafer is put on a holder and aligned for testing under a microscope Each chip on the wafer is inspected by a multiple-point
More informationAdvanced High-Density Interconnection Technology
Advanced High-Density Interconnection Technology Osamu Nakao 1 This report introduces Fujikura s all-polyimide IVH (interstitial Via Hole)-multi-layer circuit boards and device-embedding technology. Employing
More informationThe Future of Packaging ~ Advanced System Integration
The Future of Packaging ~ Advanced System Integration Enabling a Microelectronic World R. Huemoeller SVP, Adv. Product / Platform Develop June 2013 Product Segments End Market % Share Summary 2 New Product
More informationThe Role of Flip Chip Bonding in Advanced Packaging David Pedder
The Role of Flip Chip Bonding in Advanced Packaging David Pedder David Pedder Associates Stanford in the Vale Faringdon Oxfordshire The Role of Flip Chip Bonding in Advanced Packaging Outline Flip Chip
More informationWinter College on Optics: Fundamentals of Photonics - Theory, Devices and Applications February 2014
2572-10 Winter College on Optics: Fundamentals of Photonics - Theory, Devices and Applications 10-21 February 2014 Photonic packaging and integration technologies II Sonia M. García Blanco University of
More informationMicro-PackS, Technology Platform. Security Characterization Lab Opening
September, 30 th 2008 Micro-PackS, Technology Platform Security Characterization Lab Opening Members : Micro-PackS in SCS cluster From Silicium to innovative & commucating device R&D structure, gathering
More informationCompression Molding. Solutions for 3D TSV and other advanced packages as well as cost savings for standard package applications
Compression Molding Solutions for 3D TSV and other advanced packages as well as cost savings for standard package applications 1. Company Introduction 2. Package Development Trend 3. Compression FFT Molding
More informationInnovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538
Innovations Push Package-on-Package Into New Markets by Flynn Carson STATS ChipPAC Inc. 47400 Kato Rd Fremont, CA 94538 Copyright 2010. Reprinted from Semiconductor International, April 2010. By choosing
More informationDavid B. Miller Vice President & General Manager September 28, 2005
Electronic Technologies Business Overview David B. Miller Vice President & General Manager September 28, 2005 Forward Looking Statement During the course of this meeting we may make forward-looking statements.
More informationA passive circuit based RF optimization methodology for wireless sensor network nodes. Article (peer-reviewed)
Title Author(s) Editor(s) A passive circuit based RF optimization methodology for wireless sensor network nodes Zheng, Liqiang; Mathewson, Alan; O'Flynn, Brendan; Hayes, Michael; Ó Mathúna, S. Cian Wu,
More informationFlip-Chip for MM-Wave and Broadband Packaging
1 Flip-Chip for MM-Wave and Broadband Packaging Wolfgang Heinrich Ferdinand-Braun-Institut für Höchstfrequenztechnik (FBH) Berlin / Germany with contributions by F. J. Schmückle Motivation Growing markets
More informationApplication of 3D PLUS WDoD technology for the manufacturing of electronic modules 25/02/2017 for implantable medical products
Application of 3D PLUS WDoD TM technology for the manufacturing of electronic modules for implantable medical products By Dr Pascal Couderc 1, Karima Amara², Frederic Minault 2 3D PLUS 1 408, Rue Hélène
More informationElectroless Bumping for 300mm Wafers
Electroless Bumping for 300mm Wafers T. Oppert Internepcon 2006 Tokyo Big Sight, Japan Outline Short Company Profile Electroless Ni/Au Under Bump Metallization UBM for Copper Devices Solder Bumping: Stencil
More information2.5D Platform (Examples of products produced to date are shown here to demonstrate Amkor's production capabilities)
Wafer Finishing & Flip Chip Stacking interconnects have emerged to serve a wide range of 2.5D- & 3D- packaging applications and architectures that demand very high performance and functionality at the
More informationApplication Bulletin 240
Application Bulletin 240 Design Consideration CUSTOM CAPABILITIES Standard PC board fabrication flexibility allows for various component orientations, mounting features, and interconnect schemes. The starting
More informationACTIVE IMPLANTS. Glass Encapsulation
ACTIVE IMPLANTS Glass Encapsulation OUTLINE Smart Implants Overview Cylindrical Glass Encapsulation CGE Planar Glass Encapsulation PGE Platform for Innovative Implantable Devices 5/7/2013 Glass Encapsulation
More informationTriple i - The key to your success
Triple i - The key to your success The needs and challenges of today s world are becoming ever more demanding. Standards are constantly rising. Creativity, reliability and high performance are basic prerequisites
More informationBob Willis Process Guides
What is a Printed Circuit Board Pad? What is a printed circuit board pad, it may sound like a dumb question but do you stop to think what it really does and how its size is defined and why? A printed circuit
More informationPackaging Roadmap: The impact of miniaturization. Bob Pfahl, inemi Celestica-iNEMI Technology Forum May 15, 2007
Packaging Roadmap: The impact of miniaturization Bob Pfahl, inemi Celestica-iNEMI Technology Forum May 15, 2007 The Challenges for the Next Decade Addressing the consumer experience using the converged
More informationLaminate Based Fan-Out Embedded Die Technologies: The Other Option
Laminate Based Fan-Out Embedded Die Technologies: The Other Option Theodore (Ted) G. Tessier, Tanja Karila*, Tuomas Waris*, Mark Dhaenens and David Clark FlipChip International, LLC 3701 E University Drive
More informationPower Integration in Circuit Board
Power Integration in Circuit Board APEC 2015 AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Fabriksgasse13 A-8700 Leoben Tel +43 (0) 3842 200-0 E-Mail info@ats.net www.ats.net PICB APEC
More informationSophisticated Microelectronics. Design Manual
Sophisticated Microelectronics Design Manual Design Manual The following rules are effective for the draft of circuit boards and hybrid assemblies. The instructions are only valid for the layout design
More informationThe Future of Packaging and Cu Wire Bonding Advances. Ivy Qin
The Future of Packaging and Cu Wire Bonding Advances Ivy Qin Introduction Semiconductors have been around for over 70 years Packaging is playing a more and more important role, providing low cost high
More informationRecent Developments in Multifunctional Integration. Stephan Guttowski, Head of Technology Park»Heterointegration«, Fraunhofer FMD
Recent Developments in Multifunctional Integration Stephan Guttowski, Head of Technology Park»Heterointegration«, Fraunhofer FMD Founding Participants 2 One-Stop-Shop for developments from wafer technologies
More informationSilicon Interposers enable high performance capacitors
Interposers between ICs and package substrates that contain thin film capacitors have been used previously in order to improve circuit performance. However, with the interconnect inductance due to wire
More informationYole Developpement. Developpement-v2585/ Publisher Sample
Yole Developpement http://www.marketresearch.com/yole- Developpement-v2585/ Publisher Sample Phone: 800.298.5699 (US) or +1.240.747.3093 or +1.240.747.3093 (Int'l) Hours: Monday - Thursday: 5:30am - 6:30pm
More informationSESUB - Its Leadership In Embedded Die Packaging Technology
SESUB - Its Leadership In Embedded Die Packaging Technology Sip Conference China 2018 TDK Corporation ECBC, PAF, SESUB BU Kofu, Japan October 17, 2018 Contents SESUB Introduction SESUB Process SESUB Quality
More informationMichael R. Creeden CEO/CID+ San Diego PCB, Inc. & EPTAC (858)
Michael R. Creeden CEO/CID+ San Diego PCB, Inc. & EPTAC mike.creeden@sdpcb.com (858)271-5722 1. Why we collaborate? 2. When do we collaborate? 3. Who do we collaborate with? 4. What do we collaborate?
More informationHigh efficient heat dissipation on printed circuit boards
High efficient heat dissipation on printed circuit boards Figure 1: Heat flux in a PCB Markus Wille Schoeller Electronics Systems GmbH www.schoeller-electronics.com Abstract This paper describes various
More informationTechSearch International, Inc. Corporate Overview E. Jan Vardaman, President
TechSearch International, Inc. Corporate Overview E. Jan Vardaman, President Corporate Background Founded in 1987 and headquartered in Austin, Texas Recognized around the world as a leading consulting
More informationX-ray Inspection Systems 2D AXI / 3D AXI / WAXI
X-ray Inspection Systems 2D AXI / 3D AXI / WAXI SMT / Semiconductor Analysis Equipment High-performance X-ray Inspection System X-eye SF160 Series Non-destructive analysis of semiconductor, SMT, and electron/electric
More informationCompensation for Simultaneous Switching Noise in VLSI Packaging Brock J. LaMeres University of Colorado September 15, 2005
Compensation for Simultaneous Switching Noise in VLSI Packaging Brock J. LaMeres University of Colorado 1 Problem Statement Package Interconnect Limits VLSI System Performance The three main components
More informationHermetic Packaging Solutions using Borosilicate Glass Thin Films. Lithoglas Hermetic Packaging Solutions using Borosilicate Glass Thin Films
Hermetic Packaging Solutions using Borosilicate Glass Thin Films 1 Company Profile Company founded in 2006 ISO 9001:2008 qualified since 2011 Headquarters and Production in Dresden, Germany Production
More informationTechnology Trends and Future History of Semiconductor Packaging Substrate Material
Review 6 Technology Trends and Future History of Semiconductor Packaging Substrate Material Yoshihiro Nakamura Advanced Performance Materials Operational Headquarters Advanced Core Materials Business Sector
More informationEIA Standard Board Layout Drawing for BGA, CCGA, CSP, and QFN
EIA Standard Board Layout Drawing for BGA, CCGA, CSP, and QFN March 2008 DL SM SL VL TH LW A_A A_A Figure 1: Suggested Board Layout of Soldered Pads for BGA Packages Notes: 1. Table 2a through Table 6
More information3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology
3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology by Seung Wook Yoon, *K. T. Kang, W. K. Choi, * H. T. Lee, Andy C. B. Yong and Pandi C. Marimuthu STATS ChipPAC LTD, 5 Yishun Street
More informationLecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI
Lecture: Integration of silicon photonics with electronics Prepared by Jean-Marc FEDELI CEA-LETI Context The goal is to give optical functionalities to electronics integrated circuit (EIC) The objectives
More informationSHELLCASE-TYPE WAFER-LEVEL PACKAGING SOLUTIONS: RF CHARACTERIZATION AND MODELING
SHELLCASE-TYPE WAFER-LEVEL PACKAGING SOLUTIONS: RF CHARACTERIZATION AND MODELING M Bartek 1, S M Sinaga 1, G Zilber 2, D Teomin 2, A Polyakov 1, J N Burghartz 1 1 Delft University of Technology, Lab of
More informationBGA (Ball Grid Array)
BGA (Ball Grid Array) National Semiconductor Application Note 1126 November 2002 Table of Contents Introduction... 2 Package Overview... 3 PBGA (PLASTIC BGA) CONSTRUCTION... 3 TE-PBGA (THERMALLY ENHANCED
More information"Low Cost Electroless Bumping for Ultra Fine Pitch Applications in 8" and 12" Wafers"
1 "Low Cost Electroless Bumping for Ultra Fine Pitch Applications in 8" and 12" Wafers" Elke Zakel, Thomas Oppert, Ghassem Azdasht, Thorsten Teutsch * Pac Tech Packaging Technologies GmbH Am Schlangenhorst
More informationAdvanced Packaging Equipment Solder Jetting & Laser Bonding
Advanced Packaging Equipment Solder Jetting & Laser Bonding www.pactech.comw.pactech.com PacTech Packaging Technologies Pioneering in laser solder jetting technologies since 1995 Our mission is to reshape
More informationIntegration of Optoelectronic and RF Devices for Applications in Optical Interconnect and Wireless Communication
Integration of Optoelectronic and RF Devices for Applications in Optical Interconnect and Wireless Communication Zhaoran (Rena) Huang Assistant Professor Department of Electrical, Computer and System Engineering
More informationGHz Voltage Variable Attenuator (Absorptive)
Rev.. February 27.5-2.GHz Voltage Variable Attenuator (Absorptive) Features Single Positive Voltage Control: to +5V. 3dB Attenuation Range Low Insertion Loss I/O VSWR
More informationCMP for More Than Moore
2009 Levitronix Conference on CMP Gerfried Zwicker Fraunhofer Institute for Silicon Technology ISIT Itzehoe, Germany gerfried.zwicker@isit.fraunhofer.de Contents Moore s Law and More Than Moore Comparison:
More informationMeasurement Results for a High Throughput MCM
Measurement Results for a High Throughput MCM Funding: Paul Franzon Toby Schaffer, Alan Glaser, Steve Lipa North Carolina State University paulf@ncsu.edu www.ece.ncsu.edu/erl Outline > Heterogeneous System
More informationMID Manufacturing Process.
3D Aerosol Jet Printing An Emerging MID Manufacturing Process. Dr. Martin Hedges Neotech Services MTP, Nuremberg, Germany info@neotechservices.com Aerosol Jet Printing Aerosol Jet Process Overview Current
More informationFlip Chip Installation using AT-GDP Rework Station
Flip Chip Installation using AT-GDP Rework Station Introduction An increase in implementation of Flip Chips, Dies, and other micro SMD devices with hidden joints within PCB and IC assembly sectors requires
More informationFeature-level Compensation & Control
Feature-level Compensation & Control 2 Sensors and Control Nathan Cheung, Kameshwar Poolla, Costas Spanos Workshop 11/19/2003 3 Metrology, Control, and Integration Nathan Cheung, UCB SOI Wafers Multi wavelength
More information450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D
450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D Doug Anberg VP, Technical Marketing Ultratech SOKUDO Lithography Breakfast Forum July 10, 2013 Agenda Next Generation Technology
More informationMMIC: Introduction. Evangéline BENEVENT. Università Mediterranea di Reggio Calabria DIMET
Evangéline BENEVENT Università Mediterranea di Reggio Calabria DIMET 1 Evolution of electronic circuits: high frequency and complexity Moore s law More than Moore System-In-Package System-On-Package Applications
More informationCHAPTER 11: Testing, Assembly, and Packaging
Chapter 11 1 CHAPTER 11: Testing, Assembly, and Packaging The previous chapters focus on the fabrication of devices in silicon or the frontend technology. Hundreds of chips can be built on a single wafer,
More informationLaser Assisted Flip Chip Assembly for LCD Applications using ACP and NCP Adhesive Joining
1 Laser Assisted Flip Chip Assembly for LCD Applications using ACP and NCP Adhesive Joining Elke Zakel, Ghassem Azdasht, Thorsten Teutsch *, Ronald G. Blankenhorn* Pac Tech Packaging Technologies GmbH
More informationPCB Supplier of the Best Quality, Lowest Price and Reliable Lead Time. Low Cost Prototype Standard Prototype & Production Stencil PCB Design
The Best Quality PCB Supplier PCB Supplier of the Best Quality, Lowest Price Low Cost Prototype Standard Prototype & Production Stencil PCB Design Visit us: www. qualiecocircuits.co.nz OVERVIEW A thin
More informationSubstrates Lost in Translation
2004 IEEE PRESENTATION Components, Packaging & Manufacturing Technology (CPMT) Society, Santa Clara Valley Chapter www.cpmt.org/scv/ Substrates Lost in Translation R. Huemoeller Vice President, Substrate
More informationUMS User guide for bare dies GaAs MMIC. storage, pick & place, die attach and wire bonding
UMS User guide for bare dies GaAs MMIC storage, pick & place, die attach and wire bonding Ref. : AN00014097-07 Apr 14 1/10 Specifications subject to change without notice United Monolithic Semiconductors
More informationFlip Chips. FA10-200x200 FA10-400x400 FA10-600x x 200 mils 400 x 400 mils
Flip Chip FlipChip International Flip Chip describes the method of electrically connecting the die to the package carrier. The package carrier, either substrate or leadframe, then provides the connection
More informationMAAP Power Amplifier, 15 W GHz Rev. V1. Features. Functional Schematic. Description. Pin Configuration 2. Ordering Information
Features 15 W Power Amplifier 42 dbm Saturated Pulsed Output Power 17 db Large Signal Gain P SAT >40% Power Added Efficiency Dual Sided Bias Architecture On Chip Bias Circuit 100% On-Wafer DC, RF and Output
More informationLaser Solder Attach for Optoelectronics Packages
1 Laser Solder Attach for Optoelectronics Packages Elke Zakel, Lars Titerle, Thomas Oppert, Ronald G. Blankenhorn* Pac Tech Packaging Technologies GmbH Am Schlangenhorst 15-17, Germany Phone:+ 49 (0) 33
More informationNew Wave SiP solution for Power
New Wave SiP solution for Power Vincent Lin Corporate R&D ASE Group APEC March 7 th, 2018 in San Antonio, Texas. 0 Outline Challenges Facing Human Society Energy, Environment and Traffic Autonomous Driving
More informationEMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING
EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING Henry H. Utsunomiya Interconnection Technologies, Inc. Suwa City, Nagano Prefecture, Japan henryutsunomiya@mac.com ABSTRACT This presentation will outline
More informationStack Die CSP Interconnect Challenges Flynn Carson, Glenn Narvaez, HC Choi, and DW Son ChipPAC, Inc.
Stack Die CSP Interconnect Challenges Flynn Carson, Glenn Narvaez, HC Choi, and DW Son ChipPAC, Inc. IEEE/CPMT Seminar Overview 4 Stacked die Chip Scale Packages (CSPs) enable more device functionality
More informationENGAT00000 to ENGAT00010
Wideband Fixed Attenuator Family, DIE, DC to 50 GHz ENGAT00000 / 00001 / 00002 / 00003 / 00004 / 00005 / 00006 / 00007 / 00008 / 00009 / 00010 Typical Applications ENGAT00000 to ENGAT00010 Features Space
More informationStitch Bond Enhancement for X-Wire Insulated Bonding Wire
Stitch Bond Enhancement for X-Wire Insulated Bonding Wire A Technical Collaboration Published by: Small Precision Tools www.smallprecisiontools.com and Microbonds Inc. www.microbonds.com 2007 Microbonds
More informationThe Design Challenge to Integrate High Performance Organic Packaging into High End ASIC Strategic Space Based Applications.
The Design Challenge to Integrate High Performance Organic Packaging into High End ASIC Strategic Space Based Applications May 8, 2007 Abstract: The challenge to integrate high-end, build-up organic packaging
More informationSectional Design Standard for High Density Interconnect (HDI) Printed Boards
IPC-2226 ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Sectional Design Standard for High Density Interconnect (HDI) Printed Boards Developed by the HDI Design Subcommittee (D-41) of the HDI Committee
More informationARCHIVE Brandon Prior Senior Consultant Prismark Partners ABSTRACT
ARCHIVE 2010 LOW COST, SMALL FORM FACTOR PACKAGING by Brandon Prior Senior Consultant Prismark Partners W ABSTRACT hile size reduction and performance improvement are often the drivers of new package and
More informationUser s Guide to. Centre for Materials for Electronics Technology Panchawati, Off Pashan Road, Pune September Version 2.
User s Guide to Centre for Materials for Electronics Technology Panchawati, Off Pashan Road, Pune 411008 September 2013 Version 2.1 Contents 1 Designing of LTCC Structures and Design Rules... 01 1.1 Guidelines
More informationAdvanced Information: AI1714. DC-14GHz Voltage Variable Attenuator. GaAs Monolithic Microwave IC
AI1714 : AI1714 GaAs Monolithic Microwave IC UMS develops a Voltage Variable Attenuator (VVA) in leadless surface mount hermetic metal ceramic 6x6mm² package, which operates from DC to 14GHz. This device,
More informationImage Sensor Advanced Package Solution. Prepared by : JL Huang & KingPak RD division
Image Sensor Advanced Package Solution Prepared by : JL Huang & KingPak RD division Contents CMOS image sensor marketing overview Comparison between different type of CMOS image sensor package Overview
More informationHolst Centre Wireless Autonomous Sensor Technologies & Flexible Electronics
February 10, 2011 Holst Centre Wireless Autonomous Sensor Technologies & Flexible Electronics Presentation overview -General overview -Research focus < 4 Holst Centre: a solid partner in research Independent,
More informationTSV MEOL (Mid-End-Of-Line) and its Assembly/Packaging Technology for 3D/2.5D Solutions
TSV MEOL (Mid-End-Of-Line) and its Assembly/Packaging Technology for 3D/2.5D Solutions Seung Wook YOON, D.J. Na, *K. T. Kang, W. K. Choi, C.B. Yong, *Y.C. Kim and Pandi C. Marimuthu STATS ChipPAC Ltd.
More informationNon-Linear Transmission Line Comb Generator
Page 1 The is a GaAs Schottky diode based non-linear transmission line comb generator. It is optimized for at input frequencies of 1 16 GHz and minimum input drive powers of +16 dbm. Harmonic content is
More informationBCD Smart Power Roadmap Trends and Challenges. Giuseppe Croce NEREID WORKSHOP Smart Energy Bertinoro, October 20 th
BCD Smart Power Roadmap Trends and Challenges Giuseppe Croce NEREID WORKSHOP Smart Energy Bertinoro, October 20 th Outline 2 Introduction Major Trends in Smart Power ASICs An insight on (some) differentiating
More informationFEATURES DESCRIPTION ABSOLUTE MAXIMUM RATINGS. T AMB = +25 C ( Unless otherwise specified )
Monolithic PIN SP5T Diode Switch FEATURES Ultra Broad Bandwidth: 50MHz to 26GHz 1.0 db Insertion Loss 30 db Isolation at 20GHz Reliable. Fully Monolithic Glass Encapsulated Construction DESCRIPTION The
More informationChapter 7 Introduction to 3D Integration Technology using TSV
Chapter 7 Introduction to 3D Integration Technology using TSV Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Why 3D Integration An Exemplary TSV Process
More informationMMIC/RFIC Packaging Challenges Webcast (July 28, AM PST 12PM EST)
MMIC/RFIC Packaging Challenges Webcast ( 9AM PST 12PM EST) Board Package Chip HEESOO LEE Agilent EEsof 3DEM Technical Lead 1 Agenda 1. MMIC/RFIC packaging challenges 2. Design techniques and solutions
More information