SHELLCASE-TYPE WAFER-LEVEL PACKAGING SOLUTIONS: RF CHARACTERIZATION AND MODELING
|
|
- Elijah Hines
- 6 years ago
- Views:
Transcription
1 SHELLCASE-TYPE WAFER-LEVEL PACKAGING SOLUTIONS: RF CHARACTERIZATION AND MODELING M Bartek 1, S M Sinaga 1, G Zilber 2, D Teomin 2, A Polyakov 1, J N Burghartz 1 1 Delft University of Technology, Lab of High-Frequency Technology and Components / DIMES Mekelweg 4, 2628 CD Delft, the Netherlands, mbartek@ewitudelftnl 2 Shellcase Ltd, Manhat Technology Park, PO Box 48328, Jerusalem 96251, Israel ABSTRACT In this paper, Shellcase WLCSP technology is analyzed for electrical performance and its potential in RF packaging An equivalent circuit model is developed using parameter extraction from a physical model representing typical package geometries (31 x 31 mm 2, 48 I/Os) Analysis of the results indicates that due to its comparably low electrical parasitics (L = 3-11 nh), this package is suitable for lowpower RF/microwave applications Moreover, intrinsic flexibility of this packaging technology provides novel opportunities for RF enhancements As the Si substrate when bonded to a carrier is mechanically stabilized, it can be thinned or selectively removed to any extent Full through-substrate trenches provide an effective way of substrate crosstalk suppression Selective removal of lossy silicon substrate below spiral inductors provides high quality passives Possibility to implement cavities makes this package type also an attractive option for RF MEMS applications Key words: wafer-level packaging, RF packaging, crosstalk suppression, electrical modeling INTRODUCTION As the demand for ever-smaller electronic systems grows, manufacturers are seeking ways to increase IC integration levels and to reduce the size and weight of IC packages The explosive expansion of mobile electronic terminals generates strong demand for high-performance, costeffective and miniaturized RF modules providing desired wireless connectivity Ideally, they should be realized as a single-chip solution and could easily be embedded into any electronic system Such System-on-Chip (SoC) RF ICs have set a challenge for packaging, especially at the low-end market segment where low-cost solutions are required The chip size package (CSP) and wafer-level packaging (WLP) resulting from this effort, have been introduced into manufacturing at an unprecedented rate The driving force behind is not only the reduced size and weight, but primarily the fact that the wafer-level chip-scale packaging (WLCSP) technology has potential of electrical performance improvement at a comparable or even reduced manufacturing cost and thus providing an improved performance-to-price ratio Moreover, the same processing steps that are used to achieve the WLP technology basic packaging goal, can also be adopted for implementation of an additional functionality at no or very limited additional cost As an example, packaging of RF silicon ICs with simultaneous integration of high-quality passives, antennas or isolation structures [1] or protection of MEMS structures [2] can be mentioned The emerging WLCSP technology and related integrated passive devices (IPDs) have proven to have capabilities of significant size reduction at a comparable cost and an improved electrical performance [3], [4] In this paper, results of our work on electrical modeling of Shellcase-type WLP solutions that was performed in the frame of the Blue Whale project [5], [6], are presented Next to that, the capabilities and added value for packaging of RF ICs are analyzed SHELLCASE-TYPE WLP SOLUTIONS The ShellCase-type WLCSP approach [7] is based on sandwiching of a thinned silicon substrate between two plates and redistribution of the electrical contacts from the die periphery into an area-array of solder bumps on the bottom plate Adhesive bonding of and silicon wafers using optical quality adhesives makes this technology highly suitable for optical sensors The ShellOP package is currently the technology of choice for miniature image sensors, eg VGA CMOS image sensor shown in Fig 1 (a) (b) Figure 1 A VGA CMOS image sensor packaged using Shellcase WLP technology: (a) front side; (b) back side This approach is highly flexible and allows variety of modifications as shown in Fig 2 The silicon substrate can be packaged with its active side up or down and the adhesive bonding can be performed selectively allowing for optical cavity implementation The latest package for image sensors is the ShellOC, a cavity type package which can, due to its high flexibility, be used for (RF) MEMS as well ShellOC package enables incorporating of single or double cavity either from one side or from both sides of the substrate It can be used for optical or non-optical applications It allows incorporating of optional optical
2 filters and selective removal of various areas in the silicon die as part of the packaging process Later we will discus how this features can be used for enhancements in RF applications of pre-formed solder spheres The process is completed by singulation into individual dies using dicing pad extensions adhesive silicon trenches thinned silicon adhesive bottom trenches exposed pads solder balls Figure 2 Overview of basic Shellcase packaging solutions [8] singulation Fig 3 shows schematically a typical WLP fabrication sequence used The processed silicon IC wafer with bonding pad extensions into scribe lanes is adhesively bonded to a wafer If required by application, an adhesive with optical quality in this step is used The substrate serves subsequently as a mechanical carrier allowing silicon substrate thinning down to 5-1 µm and trench forming beneath the pad extensions Then a second substrate is adhesively bonded resulting in silicon islands fully encapsulated by the adhesive At this stage, a compliant polymer layer beneath the future solder bumps is formed (not shown in Fig 3) enhancing the package mechanical reliability A V-shaped dicing blade is subsequently used to perform notching within the scribe lane regions The exposed pad extensions at each die periphery are then redistributed to the area array of solder balls on the bottom substrate This is done by sputtering and patterning of an Al layer, followed by solder mask deposition and solder bump forming using solder paste deposition or attachment Figure 3 Schematic WLCSP fabrication sequence used by Shellcase EQUIVALENT CIRCUIT MODEL OF PACKAGE INTERCONNECT High device speeds require accurate package models to assure the signal integrity of the die within the package and of the packaged die within the system For this purpose, an equivalent circuit model has been developed based on physical modeling of the package 3D structure Although a full validation of the achieved results would require frequency domain measurements on properly prepared samples, the modeling results can be considered as a good indication of the expected package performance The parameter (R, L, and C) extraction was done using Q3D Extractor from Ansoft [9] Q3D extractor is a software package that electrically characterizes three-dimensional interconnect structures, where lumped equivalent circuit models can be generated
3 Fig 4 shows the 3D physical model of a 48 I/O package used in the extraction process The equivalent lumped circuit model is shown in Fig 5 The input data for the extraction process are, next to the package geometry, also the material properties These were estimated from literature data or where required, own measurements have been performed [1] I/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 I/O 1 Figure 4 Physical model of a 31x31 mm 2, 48 I/O package used to extract electrical parameters of the equivalent circuit model In 1 In 2 In N C12 C1 C2 C N Out 1 Out 2 Out N Figure 5 Circuit topology of the equivalent lumped circuit model used by Q3D Extractor Simulation results for selected package I/Os (see Fig 4) are summarized in Tables 1, 2 and 3 These data includes the shortest (I/O 1 or 3) and the longest (I/O 4) package I/O traces Table 1 lists the extracted capacitances in ff The capacitance to ground (Table 1 diagonal elements) was calculated as the capacitance between a particular I/O trace and a reference ground within the package positioned at the backside of the Si substrate Table 2 shows self- and mutual inductances in ph Table 3 lists the resistances in mohm at various frequencies (considering the skin effect) Table 1 Extracted capacitance values (in ff) for selected package I/Os (see Fig 4) Note: the diagonal elements are the capacitances between the n-th I/O and the reference ground at the backside of Si substrate I/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 I/O I/O I/O I/O I/O I/O Table 2 Extracted self- and mutual inductances (in ph) of selected package I/Os at 1 GHz I/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 I/O I/O I/O I/O I/O I/O Table 3 Extracted resistances (mω) of selected I/Os as function of the frequency R DC R total 1GHz 1GHz 5GHz 1GHz I/O I/O I/O I/O I/O I/O When Q3D Extractor calculates the AC resistance, it fixes the reference frequency at a default value of 1 MHz A reasonable estimate of resistance at any frequency f is then obtained by adding the AC and the DC resistance values: f R ( f ) = RDC + RAC, f s where R DC is the DC resistance component, R AC the AC component and f s is the reference frequency For the convenience, the values listed in Table 3 are the total resistance values For illustration, the simulated S-parameters of the shortest and the longest package I/O traces are shown in Fig 6 up to 1 GHz These results together with the data in the tables above indicate that the analyzed package has favorable high-frequency properties and is suitable for RF applications as a low-cost packaging solution
4 Noise transmitter Noise receiver port 1 port 2-4 s21 (db) I/O 1 I/O 4 substrate coupling ~1 µm Silicon substrate -12 (a) Figure 7 Schematic illustration of a crosstalk through silicon substrate Two single-ended front-side substrate contacts separated by 1 µm and a backside ground terminal are considered -1 R 2 =1382 Ω s11 (db) -2 I/O 1 port 1 port 2 I/O C 2 =22 pf C 2 =52 pf R 2 =234 Ω R 2 =234 Ω (b) Figure 6 Simulated S-parameters comparing the shortest (I/O 1) and the longest (I/O 4) traces of the package from Fig 4 C 2 =22 pf EFFECTS ON SUBSTRATE COUPLING To see the how much effect the parasitics produced by the package interconnect may bring, a substrate coupling problem is employed as an example Substrate coupling is a very common problem in mixed-signal integrated circuit Noise generated by the noisy digital circuit (eg inverter) can couple through the substrate into the analog/rf part (eg Low Noise Amplifier) and deteriorates its signal integrity In our previous work [11], capabilities of this package for crosstalk suppression using substrate thinning and trenching has been explored Figure 7 shows an illustration of substrate coupling for a specific case, which consists of two rectangular substrate contacts on a 1 µm thick, 5 Ωcm silicon substrate where the backside is grounded Its equivalent RC network circuit model is shown in Fig 8 To investigate influence of parasitics contributed by the package traces, these were added to the equivalent circuit model as shown schematically in Fig 9 Then some illustrative cases were selected and analysed using circuit simulator Overview of all cases is listed in Table 4 Cases 1-4 represent influence of the internal ground connection Cases 5 and 6 represent influence of short, not-coupled input/output traces And Cases 7 and 8 show the influence of coupled input/output traces Figure 8 An equivalent RC network circuit model of substrate coupling from Fig 7 port 1 port 2 substrate model Internal ground ground connection I/O Figure 9 Lumped circuit model used to investigate influence of package parasitics on crosstalk between two circuit terminals
5 Table 4 Overview of various cases compared in this study for their influence on substrate coupling For the lumped circuit model and I/O assignment, see Fig 9 and Fig 4, respectively Port 1 I/O Port 2 I/O Ground connection I/O Case Case I/O 1 (short) Case I/O 6 (medium) Case I/O 4 (long) Case 5 I/O 1 I/O 1 - Case 6 I/O 1 I/O 1 I/O 4 (long) Case 7 I/O 1 I/O 2 - Case 8 I/O 1 I/O 2 I/O 6 (medium) The results for all cases summarized in Table 4 are shown in Figures 1a-c Case 1 (without any additional package traces) is used as a reference Figure 1a compares the cases where the noise signal is injected directly into the substrate, without any influence of package interconnect The internal package ground is connected through one of the package traces: the shortest, a medium-length and the longest trace are compared The results show that the impedance caused by the ground interconnect worsens the isolation and a proper grounding scheme is very important The longer the connecting trace, the higher is the crosstalk between the input and output ports Each case in Fig 1a uses a single independent interconnect, therefore, coupling with other interconnects is not considered In Figure 1b, the isolations achieved from structure using Case 5 and Case 6 are shown In these cases the signal is injected via the shortest package traces (I/O 1 and I/O 1 ) Optionally a long ground connection (Case 6) is used In all cases, the coupling between the package traces is neglected since the distance between them is considerably large The results indicate that the short, uncoupled input/output traces have only a small influence and that proper grounding scheme is of outmost importance In Fig 1c, isolations achieved for Case 7 and Case 8 are shown Here, the interconnects taken for input and output (I/Os 1 and 2) are next to each other, therefore, the capacitive and inductive coupling between them is taken into account (not shown in the lumped circuit model in Fig 9) Since the ground interconnect is considerably far, the coupling to it is neglected The results indicate that coupled input/output traces for critical signals should be avoided In summary, the results of above evaluation clearly illustrate that for the critical signal paths the shortest package I/Os having low parasitics and no mutual coupling have to be selected Particular attention is required to realize the connection of the internal package ground Isolation (db) Isolation (db) Isolation (db) case 1 (ideal) case 2 (short I/O) case 3 (medium I/O) case 4 (long I/O) (a) case 1 case 5 case 6 (b) case 1 case 7 case 8 (c) Figure 1 Influence of package I/O parasitics on crosstalk between two substrate single-ended contacts (for the lumped circuit model and the description of the cases under investigation see Fig 9 and Table 4, respectively) (a) Influence of internal ground connection I/O trace length (b) Influence of short, not coupled traces and a long ground connection (c) Influence of coupled input/output traces and mediumlength ground connection POSSIBLE RF ENHANCEMENTS Due to its intrinsic fabrication flexibility, the Shellcase packaging solutions can easily be modified or extended to provide additional RF enhancements Some basic possibilities are shown in Fig 11 The silicon substrate after its bonding to one of the substrates, is mechanically stabilized and can be structured from the backside as needed
6 (thinned, trenched, selectively removed) As already mentioned, the through-substrate trenches are an effective way of substrate crosstalk suppression at low and medium frequencies Further improvement is possible by using shielding in the form of metallized and grounded trenches [11] REFERENCES [1] Mendes, P M, S M Sinaga, A Polyakov, M Bartek, J N Burghartz, and J H Correia, Wafer-Level Integration of On-Chip Antennas and RF Passives Using High-Resistivity Polysilicon Substrate Technology, Proc 54th ECTC, June 24, pp [2] Reichl, H, and V Grosser, Overview and Development Trends in the Field of MEMS Packaging, Proc MEMS 21, pp 1-5, January 21 [3] Pienimaa, S K, and N I Martin, High density packaging for mobile terminals, Proc 51st ECTC, pp , 29 May-1 June 21 Figure 11 Schematic illustration of possible RF enhancements that at a minimum additional cost will significantly improve the package RF performance Silicon integrated planar inductors suffer from the substrate losses [12] Selective substrate removal of lossy silicon substrate beneath integrated spiral inductors can significantly improve their quality factor CONCLUSIONS In this work, suitability of a Shellcase-type WLCSP package for RF packaging has been analyzed and its potential for implementation of RF enhancements is shown The Shellcase-type WLP solutions, which is based on sandwiching of an IC silicon substrate between two plates, provide high fabrication flexibility and many optional features (eg one or two-side cavities for packaging of MEMS applications) In the fabrication sequence, the Si substrate is mechanically supported by a plate and can therefore be 3D structured allowing eg its thinning and partitioning by through-substrate trenches or its selective removal These features can be used for crosstalk suppression between various circuit blocks or integration of high-quality passives (spiral inductors) Although this package type has rather limited thermal dissipation capabilities, due to its high flexibility and low electrical interconnect parasitics, it is highly suitable for low-power RF applications including RF MEMS devices ACKNOWLEDGMENT The authors wish to acknowledge the technical staff of Dimes Technology Center for their technical assistance, and the Blue Whale project partners for technical support and input This work is supported by European Commission (project Blue Whale, IST-26) [4] Larson, L, and D Jessie, Advances in RF packaging technologies for next-generation wireless communications applications, Proc IEEE 23 Custom Integrated Circuits Conference, pp , Sept 23 [5] (Blue Whale project description) [6] Van Veen, C, H J Bergveld, and T van den Ackerveken, Shellcase Packaging: A Novel Approach of Cross-Talk Suppression for System-on-Chip, Proceedings of European Microelectronics and Packaging Symposium, Prague, Czech Republic, 24, pp [7] Badihi, A, Ultrathin Wafer Level Chip Size Package, IEEE Trans on Advanced Packaging, Vol 23, No 2, May 2, pp [8] [9] [1] Mendes, P M, A Polyakov, M Bartek, J N Burghartz, and J H Correia, Extraction of Glass- Wafers Electrical Properties Based on S-Parameters Measurements of Coplanar Waveguides, Proc ConfTele 23, June 18-2, 23, Aveiro, Portugal, pp [11] Sinaga, S M, A Polyakov, M Bartek, and J N Burghartz, Substrate Thinning and Trenching as Crosstalk Suppression Techniques, Proceedings of European Microelectronics and Packaging Symposium, Prague, Czech Republic, 24, pp [12] Burghartz, J N, and B Rejaei, On the Design of RF Spiral Inductors on Silicon, IEEE Transactions on Electron Devices, Vol 5, No 3, 23, pp
Through Glass Via (TGV) Technology for RF Applications
Through Glass Via (TGV) Technology for RF Applications C. H. Yun 1, S. Kuramochi 2, and A. B. Shorey 3 1 Qualcomm Technologies, Inc. 5775 Morehouse Dr., San Diego, California 92121, USA Ph: +1-858-651-5449,
More informationWafer-scale 3D integration of silicon-on-insulator RF amplifiers
Wafer-scale integration of silicon-on-insulator RF amplifiers The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published
More informationA passive circuit based RF optimization methodology for wireless sensor network nodes. Article (peer-reviewed)
Title Author(s) Editor(s) A passive circuit based RF optimization methodology for wireless sensor network nodes Zheng, Liqiang; Mathewson, Alan; O'Flynn, Brendan; Hayes, Michael; Ó Mathúna, S. Cian Wu,
More informationChapter 2. Literature Review
Chapter 2 Literature Review 2.1 Development of Electronic Packaging Electronic Packaging is to assemble an integrated circuit device with specific function and to connect with other electronic devices.
More informationAdvanced Wafer Level Packaging of RF-MEMS with RDL Inductor
Advanced Wafer Level Packaging of RF-MEMS with RDL Inductor Paul Castillou, Roberto Gaddi, Rob van Kampen, Yaojian Lin*, Babak Jamshidi** and Seung Wook Yoon*** Cavendish Kinetics, 2960 North First Street,
More informationSignal Integrity Design of TSV-Based 3D IC
Signal Integrity Design of TSV-Based 3D IC October 24, 21 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr 1 Contents 1) Driving Forces of TSV based 3D IC 2) Signal Integrity Issues
More information2.5D & 3D Package Signal Integrity A Paradigm Shift
2.5D & 3D Package Signal Integrity A Paradigm Shift Nozad Karim Technology & Platform Development November, 2011 Enabling a Microelectronic World Content Traditional package signal integrity vs. 2.5D/3D
More informationOn-Chip Passive Devices Embedded in Wafer-Level Package
On-Chip Passive Devices Embedded in Wafer-Level Package Kazuya Masu 1, Kenichi Okada 1, Kazuhisa Itoi 2, Masakazu Sato 2, Takuya Aizawa 2 and Tatsuya Ito 2 On-chip high-q spiral and solenoid inductors
More informationWafer-Level Integration of On-Chip Antennas and RF Passives Using High-Resistivity Polysilicon Substrate Technology
Wafer-Level Integration of On-Chip Antennas and RF Passives Using High-Resistivity Polysilicon Substrate Technology P.M. Mendes (1,2), S. Sinaga (1), A. Polyakov (1), M. Bartek (1), J.N. Burghartz (1),
More informationSignal Integrity Modeling and Measurement of TSV in 3D IC
Signal Integrity Modeling and Measurement of TSV in 3D IC Joungho Kim KAIST joungho@ee.kaist.ac.kr 1 Contents 1) Introduction 2) 2.5D/3D Architectures with TSV and Interposer 3) Signal integrity, Channel
More informationFlip-Chip for MM-Wave and Broadband Packaging
1 Flip-Chip for MM-Wave and Broadband Packaging Wolfgang Heinrich Ferdinand-Braun-Institut für Höchstfrequenztechnik (FBH) Berlin / Germany with contributions by F. J. Schmückle Motivation Growing markets
More informationinsert link to the published version of your paper
Citation Niels Van Thienen, Wouter Steyaert, Yang Zhang, Patrick Reynaert, (215), On-chip and In-package Antennas for mm-wave CMOS Circuits Proceedings of the 9th European Conference on Antennas and Propagation
More informationCompact Distributed Phase Shifters at X-Band Using BST
Integrated Ferroelectrics, 56: 1087 1095, 2003 Copyright C Taylor & Francis Inc. ISSN: 1058-4587 print/ 1607-8489 online DOI: 10.1080/10584580390259623 Compact Distributed Phase Shifters at X-Band Using
More informationMICROELECTRONICS ASSSEMBLY TECHNOLOGIES. The QFN Platform as a Chip Packaging Foundation
West Coast Luncheon January 15, 2014. PROMEX PROMEX INDUSTRIES INC. MICROELECTRONICS ASSSEMBLY TECHNOLOGIES The QFN Platform as a Chip Packaging Foundation 3075 Oakmead Village Drive Santa Clara CA Ɩ 95051
More informationDesign Considerations for Highly Integrated 3D SiP for Mobile Applications
Design Considerations for Highly Integrated 3D SiP for Mobile Applications FDIP, CA October 26, 2008 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr Contents I. Market and future direction
More informationPackaging Roadmap: The impact of miniaturization. Bob Pfahl, inemi Celestica-iNEMI Technology Forum May 15, 2007
Packaging Roadmap: The impact of miniaturization Bob Pfahl, inemi Celestica-iNEMI Technology Forum May 15, 2007 The Challenges for the Next Decade Addressing the consumer experience using the converged
More informationOPTIMIZED FRACTAL INDUCTOR FOR RF APPLICATIONS
OPTIMIZED FRACTAL INDUCTOR FOR RF APPLICATIONS B. V. N. S. M. Nagesh Deevi and N. Bheema Rao 1 Department of Electronics and Communication Engineering, NIT-Warangal, India 2 Department of Electronics and
More informationMMIC/RFIC Packaging Challenges Webcast (July 28, AM PST 12PM EST)
MMIC/RFIC Packaging Challenges Webcast ( 9AM PST 12PM EST) Board Package Chip HEESOO LEE Agilent EEsof 3DEM Technical Lead 1 Agenda 1. MMIC/RFIC packaging challenges 2. Design techniques and solutions
More informationSilicon Interposers enable high performance capacitors
Interposers between ICs and package substrates that contain thin film capacitors have been used previously in order to improve circuit performance. However, with the interconnect inductance due to wire
More informationMASW P. SURMOUNT PIN Diode Switch Element with Thermal Terminal. Features. Description. Ordering Information 2.
Features Specified Bandwidth: 45MHz 2.5GHz Useable 30MHz to 3.0GHz Low Loss 40dB High C.W. Incident Power, 50W at 500MHz High Input IP3, +66dBm @ 500MHz Unique Thermal Terminal for
More informationINVENTION DISCLOSURE- ELECTRONICS SUBJECT MATTER IMPEDANCE MATCHING ANTENNA-INTEGRATED HIGH-EFFICIENCY ENERGY HARVESTING CIRCUIT
INVENTION DISCLOSURE- ELECTRONICS SUBJECT MATTER IMPEDANCE MATCHING ANTENNA-INTEGRATED HIGH-EFFICIENCY ENERGY HARVESTING CIRCUIT ABSTRACT: This paper describes the design of a high-efficiency energy harvesting
More informationSimulation and design of an integrated planar inductor using fabrication technology
Simulation and design of an integrated planar inductor using fabrication technology SABRIJE OSMANAJ Faculty of Electrical and Computer Engineering, University of Prishtina, Street Sunny Hill, nn, 10000
More informationElectrical Test Vehicle for High Density Fan-Out WLP for Mobile Application. Institute of Microelectronics 22 April 2014
Electrical Test Vehicle for High Density Fan-Out WLP for Mobile Application Institute of Microelectronics 22 April 2014 Challenges for HD Fan-Out Electrical Design 15-20 mm 7 mm 6 mm SI/PI with multilayer
More informationA 6 : 1 UNEQUAL WILKINSON POWER DIVIDER WITH EBG CPW
Progress In Electromagnetics Research Letters, Vol. 8, 151 159, 2009 A 6 : 1 UNEQUAL WILKINSON POWER DIVIDER WITH EBG CPW C.-P. Chang, C.-C. Su, S.-H. Hung, and Y.-H. Wang Institute of Microelectronics,
More informationInnovative Electrical Thermal Co-design of Ultra-high Q TPV-based 3D Inductors. Glass Packages
2016 IEEE 66th Electronic Components and Technology Conference Innovative Electrical Thermal Co-design of Ultra-high Q TPV-based 3D Inductors in Glass Packages Min Suk Kim, Markondeya Raj Pulugurtha, Zihan
More informationA Miniaturized Multi-Channel TR Module Design Based on Silicon Substrate
Progress In Electromagnetics Research Letters, Vol. 74, 117 123, 2018 A Miniaturized Multi-Channel TR Module Design Based on Silicon Substrate Jun Zhou 1, 2, *, Jiapeng Yang 1, Donglei Zhao 1, and Dongsheng
More informationEfficient Electromagnetic Analysis of Spiral Inductor Patterned Ground Shields
Efficient Electromagnetic Analysis of Spiral Inductor Patterned Ground Shields James C. Rautio, James D. Merrill, and Michael J. Kobasa Sonnet Software, North Syracuse, NY, 13212, USA Abstract Patterned
More informationHigh Performance Silicon-Based Inductors for RF Integrated Passive Devices
Progress In Electromagnetics Research, Vol. 146, 181 186, 2014 High Performance Silicon-Based Inductors for RF Integrated Passive Devices Mei Han, Gaowei Xu, and Le Luo * Abstract High-Q inductors are
More informationChapter 2. Inductor Design for RFIC Applications
Chapter 2 Inductor Design for RFIC Applications 2.1 Introduction A current carrying conductor generates magnetic field and a changing current generates changing magnetic field. According to Faraday s laws
More informationOn-chip antenna integration for single-chip millimeterwave FMCW radars Adela, B.B.; Pual, P.T.M; Smolders, A.B.
On-chip antenna integration for single-chip millimeterwave FMCW radars Adela, B.B.; Pual, P.T.M; Smolders, A.B. Published in: Proceedings of the 2015 9th European Conference on Antennas and Propagation
More informationWiring Parasitics. Contact Resistance Measurement and Rules
Wiring Parasitics Contact Resistance Measurement and Rules Connections between metal layers and nonmetal layers are called contacts. Connections between metal layers are called vias. For non-critical design,
More information364 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 29, NO. 2, MAY Nansen Chen, Hongchin Lin, Member, IEEE, and Jeng-Yuan Lai
364 IEEE TRANSACTIONS ON ADVANCED PACKAGING VOL. 29 NO. 2 MAY 2006 Cost-Effective Chip-On-Heat Sink Leadframe Package for 800-Mb/s/Lead Applications Nansen Chen Hongchin Lin Member IEEE and Jeng-Yuan Lai
More informationResearch in Support of the Die / Package Interface
Research in Support of the Die / Package Interface Introduction As the microelectronics industry continues to scale down CMOS in accordance with Moore s Law and the ITRS roadmap, the minimum feature size
More informationElectromagnetic Bandgap Design for Power Distribution Network Noise Isolation in the Glass Interposer
2016 IEEE 66th Electronic Components and Technology Conference Electromagnetic Bandgap Design for Power Distribution Network Noise Isolation in the Glass Interposer Youngwoo Kim, Jinwook Song, Subin Kim
More informationFraunhofer IZM - ASSID
FRAUNHOFER-INSTITUT FÜR Zuverlässigkeit und Mikrointegration IZM Fraunhofer IZM - ASSID All Silicon System Integration Dresden Heterogeneous 3D Wafer Level System Integration 3D system integration is one
More informationMP 4.3 Monolithic CMOS Distributed Amplifier and Oscillator
MP 4.3 Monolithic CMOS Distributed Amplifier and Oscillator Bendik Kleveland, Carlos H. Diaz 1 *, Dieter Vook 1, Liam Madden 2, Thomas H. Lee, S. Simon Wong Stanford University, Stanford, CA 1 Hewlett-Packard
More informationHigh Rejection BPF for WiMAX Applications from Silicon Integrated Passive Device Technology
High Rejection BPF for WiMAX Applications from Silicon Integrated Passive Device Technology by Kai Liu, Robert C Frye* and Billy Ahn STATS ChipPAC, Inc, Tempe AZ, 85284, USA, *RF Design Consulting, LLC,
More informationMA4AGSW2. AlGaAs SP2T PIN Diode Switch. MA4AGSW2 Layout. Features. Description. Absolute Maximum Ratings TA = +25 C (Unless otherwise specified)
AlGaAs SP2T PIN Diode Switch Features Ultra Broad Bandwidth: 5 MHz to 5 GHz Functional bandwidth : 5 MHz to 7 GHz.7 db Insertion Loss, 33 db Isolation at 5 GHz Low Current consumption: -1 ma for Low Loss
More informationLow Thermal Resistance Flip-Chip Bonding of 850nm 2-D VCSEL Arrays Capable of 10 Gbit/s/ch Operation
Low Thermal Resistance Flip-Chip Bonding of 85nm -D VCSEL Arrays Capable of 1 Gbit/s/ch Operation Hendrik Roscher In 3, our well established technology of flip-chip mounted -D 85 nm backside-emitting VCSEL
More informationA Low-cost Through Via Interconnection for ISM WLP
A Low-cost Through Via Interconnection for ISM WLP Jingli Yuan, Won-Kyu Jeung, Chang-Hyun Lim, Seung-Wook Park, Young-Do Kweon, Sung Yi To cite this version: Jingli Yuan, Won-Kyu Jeung, Chang-Hyun Lim,
More informationAspemyr, Lars; Jacobsson, Harald; Bao, Mingquan; Sjöland, Henrik; Ferndal, Mattias; Carchon, G
A 15 GHz and a 2 GHz low noise amplifier in 9 nm RF CMOS Aspemyr, Lars; Jacobsson, Harald; Bao, Mingquan; Sjöland, Henrik; Ferndal, Mattias; Carchon, G Published in: Topical Meeting on Silicon Monolithic
More informationREFERENCES. [1] P. J. van Wijnen, H. R. Claessen, and E. A. Wolsheimer, A new straightforward
REFERENCES [1] P. J. van Wijnen, H. R. Claessen, and E. A. Wolsheimer, A new straightforward calibration and correction procedure for on-wafer high-frequency S-parameter measurements (45 MHz 18 GHz), in
More informationA Novel WL-Integrated Low-Insertion-Loss Filter with Suspended High-Q Spiral Inductor and Patterned Ground Shields
Progress In Electromagnetics Research C, Vol. 59, 41 49, 2015 A Novel WL-Integrated Low-Insertion-Loss Filter with Suspended High-Q Spiral Inductor and Patterned Ground Shields Tao Zheng 1, 2, Mei Han
More informationA 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier
852 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 7, JULY 2002 A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier Ryuichi Fujimoto, Member, IEEE, Kenji Kojima, and Shoji Otaka Abstract A 7-GHz low-noise amplifier
More informationMicroelectronic sensors for impedance measurements and analysis
Microelectronic sensors for impedance measurements and analysis Ph.D in Electronics, Computer Science and Telecommunications Ph.D Student: Roberto Cardu Ph.D Tutor: Prof. Roberto Guerrieri Summary 3D integration
More informationIntroduction: Planar Transmission Lines
Chapter-1 Introduction: Planar Transmission Lines 1.1 Overview Microwave integrated circuit (MIC) techniques represent an extension of integrated circuit technology to microwave frequencies. Since four
More informationPhysical RF Circuit Techniques and Their Implications on Future Power Module and Power Electronic Design
Physical RF Circuit Techniques and Their Implications on Future Power Module and Power Electronic Design Adam Morgan 5-5-2015 NE IMAPS Symposium 2015 Overall Motivation Wide Bandgap (WBG) semiconductor
More informationFlexible Hybrid Electronics Fabricated with High-Performance COTS ICs using RTI CircuitFilm TM Technology
Flexible Hybrid Electronics Fabricated with High-Performance COTS ICs using RTI CircuitFilm TM Technology Scott Goodwin 1, Erik Vick 2 and Dorota Temple 2 1 Micross Advanced Interconnect Technology Micross
More informationFirst Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration
First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration Tailong Shi, Chintan Buch,Vanessa Smet, Yoichiro Sato, Lutz Parthier, Frank Wei
More informationEquivalent Circuit Model Overview of Chip Spiral Inductors
Equivalent Circuit Model Overview of Chip Spiral Inductors The applications of the chip Spiral Inductors have been widely used in telecommunication products as wireless LAN cards, Mobile Phone and so on.
More informationOptimized Micro-Via Technology for High Density and High Frequency (>40GHz) Hermetic Through-Wafer Connections in Silicon Substrates
Optimized Micro-Via Technology for High Density and High Frequency (>40GHz) Hermetic Through-Wafer Connections in Silicon Substrates Abstract We present the design, fabrication technology, and experimental
More informationMiniature 3-D Inductors in Standard CMOS Process
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 4, APRIL 2002 471 Miniature 3-D Inductors in Standard CMOS Process Chih-Chun Tang, Student Member, Chia-Hsin Wu, Student Member, and Shen-Iuan Liu, Member,
More informationDEVELOPMENT AND PRODUCTION OF HYBRID CIRCUITS FOR MICROWAVE RADIO LINKS
Electrocomponent Science and Technology 1977, Vol. 4, pp. 79-83 (C)Gordon and Breach Science Publishers Ltd., 1977 Printed in Great Britain DEVELOPMENT AND PRODUCTION OF HYBRID CIRCUITS FOR MICROWAVE RADIO
More informationAn Equivalent Circuit Model for On-chip Inductors with Gradual Changed Structure
An Equivalent Circuit Model for On-chip Inductors with Gradual Changed Structure Xi Li 1, Zheng Ren 2, Yanling Shi 1 1 East China Normal University Shanghai 200241 People s Republic of China 2 Shanghai
More informationCMP for More Than Moore
2009 Levitronix Conference on CMP Gerfried Zwicker Fraunhofer Institute for Silicon Technology ISIT Itzehoe, Germany gerfried.zwicker@isit.fraunhofer.de Contents Moore s Law and More Than Moore Comparison:
More informationInductor Modeling of Integrated Passive Device for RF Applications
Inductor Modeling of Integrated Passive Device for RF Applications Yuan-Chia Hsu Meng-Lieh Sheu Chip Implementation Center Department of Electrical Engineering 1F, No.1, Prosperity Road I, National Chi
More informationHot Topics and Cool Ideas in Scaled CMOS Analog Design
Engineering Insights 2006 Hot Topics and Cool Ideas in Scaled CMOS Analog Design C. Patrick Yue ECE, UCSB October 27, 2006 Slide 1 Our Research Focus High-speed analog and RF circuits Device modeling,
More informationSubstrate Coupling in RF Analog/Mixed Signal IC Design: A Review
Substrate Coupling in RF Analog/Mixed Signal IC Design: A Review Ashish C Vora, Graduate Student, Rochester Institute of Technology, Rochester, NY, USA. Abstract : Digital switching noise coupled into
More informationKiat T. Ng, Behzad Rejaei, # Mehmet Soyuer and Joachim N. Burghartz
Kiat T. Ng, Behzad Rejaei, # Mehmet Soyuer and Joachim N. Burghartz Microwave Components Group, Laboratory of Electronic Components, Technology, and Materials (ECTM), DIMES, Delft University of Technology,
More informationFlexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract)
Flexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract) by Tom Strothmann, *Damien Pricolo, **Seung Wook Yoon, **Yaojian Lin STATS ChipPAC Inc.1711 W Greentree Drive Tempe,
More informationISSCC 2006 / SESSION 10 / mm-wave AND BEYOND / 10.1
10.1 A 77GHz 4-Element Phased Array Receiver with On-Chip Dipole Antennas in Silicon A. Babakhani, X. Guan, A. Komijani, A. Natarajan, A. Hajimiri California Institute of Technology, Pasadena, CA Achieving
More informationA RECONFIGURABLE IMPEDANCE MATCHING NETWORK EMPLOYING RF-MEMS SWITCHES
Author manuscript, published in "DTIP 2007, Stresa, lago Maggiore : Italy (2007)" Stresa, Italy, 25-27 April 2007 EMPLOYING RF-MEMS SWITCHES M. Bedani *, F. Carozza *, R. Gaddi *, A. Gnudi *, B. Margesin
More informationA Novel UHF RFID Dual-Band Tag Antenna with Inductively Coupled Feed Structure
2013 IEEE Wireless Communications and Networking Conference (WCNC): PHY A Novel UHF RFID Dual-Band Tag Antenna with Inductively Coupled Feed Structure Yejun He and Bing Zhao Shenzhen Key Lab of Advanced
More informationResearch Article Compact and Wideband Parallel-Strip 180 Hybrid Coupler with Arbitrary Power Division Ratios
Microwave Science and Technology Volume 13, Article ID 56734, 1 pages http://dx.doi.org/1.1155/13/56734 Research Article Compact and Wideband Parallel-Strip 18 Hybrid Coupler with Arbitrary Power Division
More informationT est POST OFFICE BOX 1927 CUPERTINO, CA TEL E P H ONE (408) FAX (408) ARIES ELECTRONICS
G iga T est L abs POST OFFICE BOX 1927 CUPERTINO, CA 95015 TEL E P H ONE (408) 524-2700 FAX (408) 524-2777 ARIES ELECTRONICS BGA SOCKET (0.80MM TEST CENTER PROBE CONTACT) Final Report Electrical Characterization
More informationHigh Frequency Electrical Model of Through Wafer Via for 3-D Stacked Chip Packaging
High Frequency Electrical Model of Through Wafer Via for 3-D Stacked Chip Packaging Chunghyun Ryu, Jiwang Lee, Hyein Lee, *Kwangyong Lee, *Taesung Oh, and Joungho Kim Terahertz Interconnection and Package
More informationThis is the accepted version of a paper presented at 2018 IEEE/MTT-S International Microwave Symposium - IMS, Philadelphia, PA, June 2018.
http://www.diva-portal.org Postprint This is the accepted version of a paper presented at 2018 IEEE/MTT-S International Microwave Symposium - IMS, Philadelphia, PA, 10-15 June 2018. Citation for the original
More informationA Planar Fractal Micro-Transformer with Air Core and Hilbert Curve
A Planar Fractal Micro-Transformer with Air Core and Hilbert Curve Yong Zhu Fahimullah Khan Junwei Lu Dzung Viet Dao Abstract: In this paper, a novel MEMS-based planar fractal transformer is presented.
More informationModeling, Design, and Demonstration of 2.5D Glass Interposers for 16-Channel 28 Gbps Signaling Applications
Modeling, Design, and Demonstration of 2.5D Glass Interposers for 16-Channel 28 Gbps Signaling Applications Brett Sawyer, Bruce C. Chou, Saumya Gandhi, Jack Mateosky, Venky Sundaram, and Rao Tummala 3D
More informationUsing Sonnet EM Analysis with Cadence Virtuoso in RFIC Design. Sonnet Application Note: SAN-201B July 2011
Using Sonnet EM Analysis with Cadence Virtuoso in RFIC Design Sonnet Application Note: SAN-201B July 2011 Description of Sonnet Suites Professional Sonnet Suites Professional is an industry leading full-wave
More informationAuthor's personal copy
Solid-State Electronics 85 (2013) 6 11 Contents lists available at SciVerse ScienceDirect Solid-State Electronics journal homepage: www.elsevier.com/locate/sse Design and modeling of Faraday cages for
More informationIntegration Techniques for MMICs and Chip Devices in LTCC Multichip Modules for Radio Frequencies
Integration Techniques for MMICs and Chip Devices in LTCC Multichip Modules for Radio Frequencies R. Kulke *, W. Simon *, M. Rittweger *, I. Wolff *, S. Baker +, R. Powell + and M. Harrison + * Institute
More informationB. Flip-Chip Technology
B. Flip-Chip Technology B1. Level 1. Introduction to Flip-Chip techniques B1.1 Why flip-chip? In the development of packaging of electronics the aim is to lower cost, increase the packaging density, improve
More informationPOSSUM TM Die Design as a Low Cost 3D Packaging Alternative
POSSUM TM Die Design as a Low Cost 3D Packaging Alternative The trend toward 3D system integration in a small form factor has accelerated even more with the introduction of smartphones and tablets. Integration
More informationInfinity Probe Mechanical Layout Rules
Infinity Probe Mechanical Layout Rules APPLICATION NOTE Introduction The explosive growth of smart phones has led to advancements in communications protocols, such as 4G and 5G. This leads to technological
More informationResearch Article Wideband Microstrip 90 Hybrid Coupler Using High Pass Network
Microwave Science and Technology, Article ID 854346, 6 pages http://dx.doi.org/1.1155/214/854346 Research Article Wideband Microstrip 9 Hybrid Coupler Using High Pass Network Leung Chiu Department of Electronic
More informationEvaluation of Package Properties for RF BJTs
Application Note Evaluation of Package Properties for RF BJTs Overview EDA simulation software streamlines the development of digital and analog circuits from definition of concept and estimation of required
More informationThrough-Silicon-Via Inductor: Is it Real or Just A Fantasy?
Through-Silicon-Via Inductor: Is it Real or Just A Fantasy? Umamaheswara Rao Tida 1 Cheng Zhuo 2 Yiyu Shi 1 1 ECE Department, Missouri University of Science and Technology 2 Intel Research, Hillsboro Outline
More informationWirelessly powered micro-tracer enabled by miniaturized antenna and microfluidic channel
Journal of Physics: Conference Series PAPER OPEN ACCESS Wirelessly powered micro-tracer enabled by miniaturized antenna and microfluidic channel To cite this article: G Duan et al 2015 J. Phys.: Conf.
More informationApplication Note 5011
MGA-62563 High Performance GaAs MMIC Amplifier Application Note 511 Application Information The MGA-62563 is a high performance GaAs MMIC amplifier fabricated with Avago Technologies E-pHEMT process and
More informationAnalysis And Design Of Miniaturized Rf Saw Duplexer Package
University of Central Florida Electronic Theses and Dissertations Doctoral Dissertation (Open Access) Analysis And Design Of Miniaturized Rf Saw Duplexer Package 2005 Hao Dong University of Central Florida
More informationDesign Strategy of On-Chip Inductors for Highly Integrated RF Systems
Design Strategy of On-Chip Inductors for Highly Integrated RF Systems C. Patrick Yue T-Span Systems Corporation 44 Encina Drive Palo Alto, CA 94301 (50) 470-51 patrick@tspan.com (Invited Paper) S. Simon
More informationHermetic Packaging Solutions using Borosilicate Glass Thin Films. Lithoglas Hermetic Packaging Solutions using Borosilicate Glass Thin Films
Hermetic Packaging Solutions using Borosilicate Glass Thin Films 1 Company Profile Company founded in 2006 ISO 9001:2008 qualified since 2011 Headquarters and Production in Dresden, Germany Production
More informationAccurate Simulation of RF Designs Requires Consistent Modeling Techniques
From September 2002 High Frequency Electronics Copyright 2002, Summit Technical Media, LLC Accurate Simulation of RF Designs Requires Consistent Modeling Techniques By V. Cojocaru, TDK Electronics Ireland
More informationThe 3D Silicon Leader
The 3D Silicon Leader 3D Silicon IPD for smaller and more reliable Implantable Medical Devices ATW on Advanced Packaging for Wireless Medical Devices Mohamed Mehdi Jatlaoui, Sébastien Leruez, Olivier Gaborieau,
More informationImpact of etch factor on characteristic impedance, crosstalk and board density
IMAPS 2012 - San Diego, California, USA, 45th International Symposium on Microelectronics Impact of etch factor on characteristic impedance, crosstalk and board density Abdelghani Renbi, Arash Risseh,
More informationCopyright 2008 Year IEEE. Reprinted from IEEE ECTC May 2008, Florida USA.. This material is posted here with permission of the IEEE.
Copyright 2008 Year IEEE. Reprinted from IEEE ECTC 2008. 27-30 May 2008, Florida USA.. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE
More informationApplication Note 5012
MGA-61563 High Performance GaAs MMIC Amplifier Application Note 5012 Application Information The MGA-61563 is a high performance GaAs MMIC amplifier fabricated with Avago Technologies E-pHEMT process and
More informationData Sheet. VMMK GHz Variable Gain Amplifier in SMT Package. Features. Description. Specifications (6 GHz, Vdd = 5 V, Zin = Zout = 50 Ω)
VMMK-. - 18 GHz Variable Gain Amplifier in SMT Package Data Sheet Description The VMMK- is a small and easy-to-use, broadband, variable gain amplifier operating in various frequency bands from.-18 GHz.
More informationDiverse Lasers Support Key Microelectronic Packaging Tasks
Diverse Lasers Support Key Microelectronic Packaging Tasks Written by D Muller, R Patzel, G Oulundsen, H Halou, E Rea 23 July 2018 To support more sophisticated and compact tablets, phones, watches and
More informationBrief Introduction of Sigurd IC package Assembly
Brief Introduction of Sigurd IC package Assembly Content Package Development Trend Product Brief Sawing type QFN Representative MEMS Product LGA Light Sensor Proximity Sensor High Yield Capability Low
More information3D integrated POL converter
3D integrated POL converter Presented by: Arthur Ball I- 1 Motivation for this work Today s typical approach for >15A output Point of Load converters: Use PCB material for the entire circuit layout. Need
More informationDesign Fundamentals by A. Ciccomancini Scogna, PhD Suppression of Simultaneous Switching Noise in Power and Ground Plane Pairs
Design Fundamentals by A. Ciccomancini Scogna, PhD Suppression of Simultaneous Switching Noise in Power and Ground Plane Pairs Photographer: Janpietruszka Agency: Dreamstime.com 36 Conformity JUNE 2007
More informationStreamlined Design of SiGe Based Power Amplifiers
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 13, Number 1, 2010, 22 32 Streamlined Design of SiGe Based Power Amplifiers Mladen BOŽANIĆ1, Saurabh SINHA 1, Alexandru MÜLLER2 1 Department
More informationA COMPACT DUAL-BAND POWER DIVIDER USING PLANAR ARTIFICIAL TRANSMISSION LINES FOR GSM/DCS APPLICATIONS
Progress In Electromagnetics Research Letters, Vol. 1, 185 191, 29 A COMPACT DUAL-BAND POWER DIVIDER USING PLANAR ARTIFICIAL TRANSMISSION LINES FOR GSM/DCS APPLICATIONS T. Yang, C. Liu, L. Yan, and K.
More informationManufacturing Development of a New Electroplated Magnetic Alloy Enabling Commercialization of PwrSoC Products
Manufacturing Development of a New Electroplated Magnetic Alloy Enabling Commercialization of PwrSoC Products Trifon Liakopoulos, Amrit Panda, Matt Wilkowski and Ashraf Lotfi PowerSoC 2012 CONTENTS Definitions
More information9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :
9 rue Alfred Kastler - BP 10748-44307 Nantes Cedex 3 - France Phone : +33 (0) 240 180 916 - email : info@systemplus.fr - website : www.systemplus.fr April 2012 - Version 1 Written by: Romain FRAUX DISCLAIMER
More informationInductors In Silicon Based on SU-8 Enhanced Silicon Molding Technique for Portable Electronics
Biophotonics & Microsystems Lab Inductors In Silicon Based on SU-8 Enhanced Silicon Molding Technique for Portable Electronics Mingliang Wang 1*, Khai D. T. Ngo 2, Huikai Xie 1 1 BML, University of Florida
More informationDiplexers With Cross Coupled Structure Between the Resonators Using LTCC Technology
Proceedings of the 2007 WSEAS Int. Conference on Circuits, Systems, Signal and Telecommunications, Gold Coast, Australia, January 17-19, 2007 130 Diplexers With Cross Coupled Structure Between the Resonators
More informationLicense to Speed: Extreme Bandwidth Packaging
License to Speed: Extreme Bandwidth Packaging Sean S. Cahill VP, Technology BridgeWave Communications Santa Clara, California, USA BridgeWave Communications Specializing in 60-90 GHz Providing a wireless
More information