Substrate Coupling in RF Analog/Mixed Signal IC Design: A Review
|
|
- Mildred Bond
- 5 years ago
- Views:
Transcription
1 Substrate Coupling in RF Analog/Mixed Signal IC Design: A Review Ashish C Vora, Graduate Student, Rochester Institute of Technology, Rochester, NY, USA. Abstract : Digital switching noise coupled into the sensitive analog circuits is a critical problem in the large scale integration of the mixed analog and digital circuits. Switching transients in the digital MOS circuits can perturb the analog circuits integrated on the same die by means of the coupling through the substrate. Parasitic substrate coupling can also severely degrade the performance of high speed ICs. This paper describes the noise coupling of this kind, especially through the substrate in the CMOS integrated circuits. Various models to model mixed signal coupling have been reviewed. Also various techniques used to reduce this coupling are suggested in the latter part of the paper. The paper also describes experimental technique for observing the effect of substrate noise on RF analog circuit. Index Terms : Vdd bounce, Gnd bounce, guard band, substrate noise, noise coupling INTRODUCTION Monolithic mixed signal and RF integrated circuits are becoming ubiquitous in the semiconductor industry. Substrate coupling is the major problem in the field of mixed signal and RF circuit design due to the trend to integrate as many circuits as possible on the same die. Substrate coupling is the phenomenon by which the transistors in the chip on the same substrate interact with each other through the common substrate. In mixed signal systems the coupling of noise between the on chip analog and digital can corrupt the low level analog circuit and impair the performance of such mixed signal circuits. In the digital portion there are a large number of gates undergoing transitions periodically at a high frequency. When such a transition occurs, a spike of current is absorbed from the power bus. Usually a great portion of this current is passes through the ground bus through direct feed through or it is injected into the substrate. The chip complexity and the higher level of integration do not allow the analog and the digital grounds tie together. The cumulative contribution of currents injected by switching gates in the substrate is felt in the sensitive circuits in the form of spurious signal, which is known as substrate noise. This high-speed substrate noise changes the desired analog output and degrades the overall IC performance. One of the most important issues in mixed signal design is to model the substrate and to predict the signal coupling between the digital circuit and the analog circuit on the same substrate correctly. The design methodology to reduce this substrate noise is also very important. The author is a Graduate Student in Electrical Engineering at Rochester Institute of Technology. This paper is written as a part of the Graduate Course Advanced Analog IC Design, Spring
2 Various lumped elements have been proposed for heavily and lightly doped substrate. Numerical techniques for efficient calculation of the substrate resistance have also been investigated. In this paper is presented a review of the sources of substrate noise, its effect in the mixed signal environment and various means to reduce these effects. Also simulation results are demonstrated showing the effect of the substrate noise due to an inverter operating at high frequencies on the performance of the Low Noise Amplifier at 2.4 GHz. SOURCES OF SUBSTRATE NOISE All the current that is injected into the substrate will cause fluctuations of the substrate voltage. This is called substrate noise and is caused by the coupling of the switching or noisy signals to the substrate. This noise can be caused due to different reasons: Coupling from the digital power supply, coupling from the switching source-drain nodes and impact ionization in the MOSFET channel. Noise on the digital power supply is caused by the voltage drops due to the resistances and the inductances of the power bus on the chip. This inductor and the on chip capacitor between the power and ground cause a ringing in the power supply. Fig. 1. Substrate as a parasitic return path Normally the substrate is used as a digital ground in every CMOS gate and this results in a low resistance path between the digital ground and substrate and hence all the digital noise and ringing will be present in the substrate. Also the resistance and the capacitance of the substrate causes the phenomenon of cross talk in the circuit as substrate acts as a parasitic return path for the signals. The second source of substrate noise is the capacitive coupling from the switching source and drain nodes of the transistors. SUBSTRATE NOISE COUPLING EFFECTS IN MIXED-SIGNAL INTEGRATED CIRCUITS The lesser power consumption and lower cost of single chip solutions motivates technology improvements in mixed signal (analog and digital) designs. But as there is a common substrate for the digital and analog circuit, which causes coupling between the analog and the digital part of the chip. Fig 2 shows that the digital switching node causes fluctuations in the underlying voltage as it is capacitively coupled to the substrate through junction capacitances and 2
3 interconnected bonding pad capacitances. Thus, a substrate current pulse flows between the surrounding substrate contacts and the switching node. When the digital circuit is operating at extremely high frequencies and many transistors are switching at a same time it causes a large instantaneous current to flow through. This current spike flows through the parasitic resistances and the inductances of the substrate causing power supply noise voltage spikes known as Vdd bounce or Gnd bounce. A part of this noise inevitably propagates to the sensitive analog circuitry through the substrate, power supply lines, bonding wires, package pins etc., as shown in Fig. 3. This noise current ranges from 0.1 ma to several ma depending on the circuit, number of transistors and their sizes. The signal coupling through the substrate causes variations in the gain and the bandwidth of the LNAs and other circuits at the front end of the receiver. Also the signal loss in the substrate is a significant concern both in the design of receiver front end circuitry and in the realization of on chip high Q inductors. Fig. 2. Substrate noise coupling in mixed signal ICs Fig. 3. The mixed signal problem of noise coupling from the switching portion of the IC to the RF/analog portion via the substrate, package and supply lines. 3
4 MODELING MIXED SIGNAL COUPLING Various Models have been described to explain the coupling through the substrate. i. Impact Ionization Model As the speeds of the operation of the circuits are increasing and the feature size is increasing, impact ionization is becoming the main cause of substrate currents in the mixed signal environment. When the electric field in the depleted drain end of the transistor increases beyond a certain limit it causes impact ionization and as a result the electron hole pairs are generated which causes the current to flow in the substrate. ii. Device Interconnect Capacitance Model Each and every transistor on the IC die is coupled capacitively to the substrate through its p-n junction depletion region capacitances. Also every interconnect routed on the chip has some capacitance to the substrate. This capacitive coupling to the substrate causes the coupling of the signal to the substrate which becomes very important in the mixed signal IC because of the large number of transistors which are switching and injecting current into the substrate at any moment of time. This affects the high impedance analog circuits. Moreover with the decreasing technology feature size this interconnects capacitances to the substrate are becoming very important contributors of the injected current. iii. Package Model The effect of the non-ideal power supplies has a significant impact on the amount of substrate coupled switching noise in any IC design. Since the bond wires and the package pins have a significant amount of inductance and capacitance associated with them, any substrate current picked up by them can cause glitches in the value of the substrate supply voltage. iv. Substrate Model The substrate can be modeled as layers of uniformly doped semiconductor material of varying doping densities. Neglecting the effects of the magnetic fields on the chip, a simplified form of the Maxwell s equations can be applied to the substrate giving V ( r, t) + ε [ V ( r, t) ] = q. ( r, t) ρ t Solving this equation using the complex mathematics one can obtain the model for the substrate. This thing has been done in many previous papers and is not described here. SUBSTRATE NOISE COUPLING REDUCTION TECHNIQUES Some bad side effects of substrate noise are mentioned in Section II, the following section provides brief descriptions of some design techniques and guidelines for noise-aware physical design, in order to reduce substrate noise coupling effects. In order to minimize the coupling of substrate noise, three different aspects should be taken into account. 4
5 I) The amount of noise generated in the digital circuitry II) The sensitivity of the analog circuitry to noise III) The transfer of the noise from the digital portion of the chip into the analog section. By minimizing these three areas, the substrate noise can be reduced. The strategies for decoupling or reducing digital noise in the mixed signal integrated circuits can be classified as follows: I) Avoiding or suppressing noise generated by the digital circuit (the noise source) II) Preventing or limiting noise transmission through the substrate. III) Eliminating or compensating for the noise influence on the analog circuit. These strategies can be applied through the device and process technologies, through the circuit and layout techniques. Some of the methods to reduce the substrate coupling are shown here. GUARD RINGS: The guard ring is commonly utilized in the prevention of the substrate noise in the IC design. The ring is a surface region heavily doped with the majority-carrier dopant and is intended to form a Faraday shield around any sensitive devices, which need to be protected from the substrate noise. A typical layout of guard bands is shown in Fig. The structures of the guard ring are around the noisy and sensitive circuitry, and usually separate the digital circuits from the analog circuits. Digital Noise Bands Analog Circuit Guard Ring Fig. 4. Guard Rings to reduce substrate coupling NWELL Trench NWELL trenches can be used in between the noisy and sensitive circuitry to block the substrate current flowing near the surface of the substrate. SUPPLY BOUNCE REDUCTION A cross section of a package cavity with bond wires connecting the chip to package traces is depicted in Fig. 5. This inductance of the package and bond wires can lead to supply bounce. The supply bounce can cause the voltage drop between the board supply and the chip so that the digital power and ground can be very noisy. There are two methods to minimize this bad effect: 5
6 i) a separate power and ground are used in the analog portion of the chip to isolate the more sensitive analog circuitry from the digital supply noise. ii) lower package parasitic inductance can be accomplished through multiple or shorter bond wire connections. This is a very effective solution, but it is expensive due to the extra package costs. Fig. 5. On-chip supply bounce due to the voltage drop across bond-wire package inductance FLOORPLANNING When the space in the circuit is available, careful floorplanning can be used to reduce the effect of the substrate noise coupling. During floorplanning, specific well-isolated areas can be allocated to noisy circuits as illustrated in Fig. 6. It means that the further the sensitive and noisy circuits are apart, the less substrate noise coupling can affect the performance of the circuit. Minimum distance requirements can be computed based on the overall noise spectral energy produced by such circuits and the maximum levels of spurious energy tolerated by sensitive circuits. As with design trade-off, modifying a design to obtain better noise rejection may have an associated cost due to extra die areas, more package pins, and more expensive packages. Fig. 6. Good Floor planning to reduce the effect of the substrate noise coupling 6
7 SIMULATION AND RESULTS A sample Low Noise Amplifier operating at a frequency of 2.4GHz is simulated to study the effect of the substrate noise on the performance of the analog circuits. An inverter operating at a frequency of 500 MHz is considered to act as a digital circuit on the same substrate as the inverter. The substrate is modeled as a resistor of a suitable value. Effects of change in the resistance value due to the change in the resistivity of the substrate or the change in the spacing between the digital and the analog circuit of the chip are studied. The substrate current is modeled as a dc current of suitable low value. The different responses of the LNA like the S parameters, the Gain, the Noise figure etc. are measured for both the case viz. without the inverter connected i.e. isolated analog circuit and also with inverter connected and the substrate current provided. Responses in both cases are compared and suitable conclusions are made. Output Matching Fig 7. Output Matching of a LNA without substrate noise and with substrate noise The figure here shows us that how the output matching get affected due to substrate noise. Also the peak frequency of resonance is reduced due to noise. This parameters affect the front end performance of the receiver. The Gain Plot 7
8 Fig 8. Gain of a LNA without substrate noise and with substrate noise The gain value changes dramatically due to the substrate noise coupling effect. Also the frequency at which the gain get maximum also changes. Noise Figure Fig 9. Noise Figure of a LNA without substrate noise and with substrate noise The figure here shows how the Noise Figure of the LNA gets worse due to the substrate noise of Inverter 8
9 PowerGain Fig 10. Power Gain of a LNA without substrate noise and with substrate noise The figure here shows how the power gain is reduced due the substrate noise of inverter on LNA. CONCLUSION Nowadays, the trend for IC design is high system complexities, short delay time and small die areas. These systems may consist of analog, digital and even RF circuitry on the same substrate, so modeling the substrate noise is very difficult because of the heterogeneity in functionality and spurious signals in the mixed signal devices. However, substrate noise can reduce the performance and impair the functionality of circuits, so substrate noise coupling becomes a significant consideration in the high-speed design. Based on several techniques introduced in this paper, there are three common trends for the development of substrate noise coupling techniques: i) simple modeling, ii) modeling methods for high frequency and iii) prelayout. Simple substrate coupling techniques are good for IC designers due to extremely short design cycle. Only a few experiments need to be done for the parameters of modeling techniques. In addition, the demand for high frequency methods is increasing because the operating frequency of IC communication system is increasing. Consequently, modeling techniques as well as modeling equivalent circuits for high frequency should be explored and developed. Finally, designers would prefer that substrate coupling analysis is performed before circuit layout extraction in order to eliminate the time consumption for redesigning the circuits if substrate noise problems appear in the layout extraction. 9
10 References: 1) David K Su, Marc J Loinaz, Shoichi Masui, Bruce A Wooley. Experimental Results and Modelling Techniques for Substrate Noise in Mixed Signal Integrated Circuits in IEEE Journal of Solid State Circuits, VOL 28, NO. 4, April ) Nishath K Verghese, David J Allstot. Computer Aided Considerations for Mixed Signal Coupling in RF Integrated Circuits in IEEE Journal of Solid State Circuits, VOL 33 NO. 3, March ) J Briaire, K S Krisch. Principles of Substrate Cross talk Generation in CMOS circuits in IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, VOL 19, NO. 6, June ) Anil Samvedam, Aline Sadate, Kartikeya Mayaram, Terri S Fiez. A Scalable Substrate Niose Coupling Model for Design of Mixed Signal ICs in IEEE Journal of Solid State Circuits, VOL 35, NO. 6, June ) Nishath K Verghese, David J Allstot, Mark A Wolfe. Verification Techniques for Substrate Coupling and Their Applications to Mixed Signal IC Design in IEEE Journal of Solid State Circuits, VOL. 31, NO. 3, March ) Ranjit Gharpurey, Robert G Meyer, Modeling and Analysis of Substrate Coupling in Integrated Circuits, in IEEE Journal of Solid State Circuits, VOL. 31, NO. 3, March ) Nishath K Verghese, David J Allstot, Substrate Coupling in Mixed Mode and RF Integrated Circuits 10
1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1
Contents 1 FUNDAMENTAL CONCEPTS 1 1.1 What is Noise Coupling 1 1.2 Resistance 3 1.2.1 Resistivity and Resistance 3 1.2.2 Wire Resistance 4 1.2.3 Sheet Resistance 5 1.2.4 Skin Effect 6 1.2.5 Resistance
More informationA DESIGN EXPERIMENT FOR MEASUREMENT OF THE SPECTRAL CONTENT OF SUBSTRATE NOISE IN MIXED-SIGNAL INTEGRATED CIRCUITS
A DESIGN EXPERIMENT FOR MEASUREMENT OF THE SPECTRAL CONTENT OF SUBSTRATE NOISE IN MIXED-SIGNAL INTEGRATED CIRCUITS Marc van Heijningen, John Compiet, Piet Wambacq, Stéphane Donnay and Ivo Bolsens IMEC
More informationMicrocircuit Electrical Issues
Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the
More informationAnalysis of Ground Bounce Induced Substrate Noise Coupling in a Low Resistive Bulk Epitaxial Process:
Analysis of Ground Bounce Induced Substrate Noise Coupling in a Low Resistive Bulk Epitaxial Process: Design Strategies to Minimize Noise Effects on a Mixed-Signal Chip Matt Felder, Member, IEEE, and Jeff
More informationOn Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital VLSI
ELEN 689 606 Techniques for Layout Synthesis and Simulation in EDA Project Report On Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital
More informationAn Active Decoupling Capacitance Circuit for Inductive Noise Suppression in Power Supply Networks
An Active Decoupling Capacitance Circuit for Inductive Noise Suppression in Power Supply Networks Sanjay Pant, David Blaauw University of Michigan, Ann Arbor, MI Abstract The placement of on-die decoupling
More informationBehavioral Simulation Techniques for Substrate Noise Analysis in PLL Circuits
Behavioral Simulation Techniques for Substrate Noise Analysis in PLL Circuits Jae Wook Kim EE, Stanford University Stanford, CA 9435, USA wugi@stanford.edu Michael H. Perrott EECS, M.I.T. Cambridge, MA
More informationFUNDAMENTALS OF MODERN VLSI DEVICES
19-13- FUNDAMENTALS OF MODERN VLSI DEVICES YUAN TAUR TAK H. MING CAMBRIDGE UNIVERSITY PRESS Physical Constants and Unit Conversions List of Symbols Preface page xi xiii xxi 1 INTRODUCTION I 1.1 Evolution
More informationNumerical models of MOS devices and modelling methodology of physical effects in IC substrates.
Numerical models of MOS devices and modelling methodology of physical effects in IC substrates. T. Krupkina, D. Rodionov, A. Nikolaev. Moscow State Institute of Electronic Technics (Technical University)
More informationChapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design
Chapter 6 Case Study: 2.4-GHz Direct Conversion Receiver The chapter presents a 0.25-µm CMOS receiver front-end designed for 2.4-GHz direct conversion RF transceiver and demonstrates the necessity and
More informationEquivalent circuit modeling of guard ring structures for evaluation of substrate crosstalk isolation
Equivalent circuit modeling of guard ring structures for evaluation of substrate crosstalk isolation Daisuke Kosaka Makoto Nagata Department of Computer and Systems Engineering, Kobe University 1-1 Rokkodai-cho,
More informationA New Model for Thermal Channel Noise of Deep-Submicron MOSFETS and its Application in RF-CMOS Design
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 5, MAY 2001 831 A New Model for Thermal Channel Noise of Deep-Submicron MOSFETS and its Application in RF-CMOS Design Gerhard Knoblinger, Member, IEEE,
More informationAN ABSTRACT OF THE THESIS OF. Arathi Sundaresan for the degree of Master of Science in Electrical and Computer
AN ABSTRACT OF THE THESIS OF Arathi Sundaresan for the degree of Master of Science in Electrical and Computer Engineering presented on May 30, 2006. Title: Ground Tap Placement and Sizing to Minimize Substrate
More information3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013
3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013 Dummy Gate-Assisted n-mosfet Layout for a Radiation-Tolerant Integrated Circuit Min Su Lee and Hee Chul Lee Abstract A dummy gate-assisted
More informationSession 3. CMOS RF IC Design Principles
Session 3 CMOS RF IC Design Principles Session Delivered by: D. Varun 1 Session Topics Standards RF wireless communications Multi standard RF transceivers RF front end architectures Frequency down conversion
More informationSemiconductor Detector Systems
Semiconductor Detector Systems Helmuth Spieler Physics Division, Lawrence Berkeley National Laboratory OXFORD UNIVERSITY PRESS ix CONTENTS 1 Detector systems overview 1 1.1 Sensor 2 1.2 Preamplifier 3
More informationPower MOSFET Zheng Yang (ERF 3017,
ECE442 Power Semiconductor Devices and Integrated Circuits Power MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Evolution of low-voltage (
More informationCHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations
CHAPTER 3 Instrumentation Amplifier (IA) Background 3.1 Introduction The IAs are key circuits in many sensor readout systems where, there is a need to amplify small differential signals in the presence
More informationRF Integrated Circuits
Introduction and Motivation RF Integrated Circuits The recent explosion in the radio frequency (RF) and wireless market has caught the semiconductor industry by surprise. The increasing demand for affordable
More informationEvaluation of Package Properties for RF BJTs
Application Note Evaluation of Package Properties for RF BJTs Overview EDA simulation software streamlines the development of digital and analog circuits from definition of concept and estimation of required
More informationHigh Performance ZVS Buck Regulator Removes Barriers To Increased Power Throughput In Wide Input Range Point-Of-Load Applications
WHITE PAPER High Performance ZVS Buck Regulator Removes Barriers To Increased Power Throughput In Wide Input Range Point-Of-Load Applications Written by: C. R. Swartz Principal Engineer, Picor Semiconductor
More informationEffect of Aging on Power Integrity of Digital Integrated Circuits
Effect of Aging on Power Integrity of Digital Integrated Circuits A. Boyer, S. Ben Dhia Alexandre.boyer@laas.fr Sonia.bendhia@laas.fr 1 May 14 th, 2013 Introduction and context Long time operation Harsh
More informationSUBSTRATE coupling noise is an important effect that can
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 56, NO. 11, NOVEMBER 2008 2609 An Active Guarding Circuit Design for Wideband Substrate Noise Suppression Hao-Ming Chao, Wen-Shen Wuen, Member,
More information1286 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 52, NO. 7, JULY MOSFET Modeling for RF IC Design
1286 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 52, NO. 7, JULY 2005 MOSFET Modeling for RF IC Design Yuhua Cheng, Senior Member, IEEE, M. Jamal Deen, Fellow, IEEE, and Chih-Hung Chen, Member, IEEE Invited
More information760 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 6, JUNE A 0.8-dB NF ESD-Protected 9-mW CMOS LNA Operating at 1.23 GHz
760 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 6, JUNE 2002 Brief Papers A 0.8-dB NF ESD-Protected 9-mW CMOS LNA Operating at 1.23 GHz Paul Leroux, Johan Janssens, and Michiel Steyaert, Senior
More informationCIRCUITS. Raj Nair Donald Bennett PRENTICE HALL
POWER INTEGRITY ANALYSIS AND MANAGEMENT I CIRCUITS Raj Nair Donald Bennett PRENTICE HALL Upper Saddle River, NJ Boston Indianapolis San Francisco New York Toronto Montreal London Munich Paris Madrid Capetown
More informationSource: IC Layout Basics. Diodes
Source: IC Layout Basics C HAPTER 7 Diodes Chapter Preview Here s what you re going to see in this chapter: A diode is a PN junction How several types of diodes are built A look at some different uses
More informationNoise Figure Degradation Analysis of Power/Ground Noise on 900MHz LNA for UHF RFID
Noise Figure Degradation Analysis of Power/Ground Noise on 900MHz LNA for UHF RFID Kyoungchoul Koo, Hyunjeong Park, Yujeong Shim and Joungho Kim Terahertz Interconnection and Package Laboratory, Dept.
More informationONE of the greatest challenges in the design of a
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 52, NO. 6, JUNE 2005 1073 Characterizing the Effects of the PLL Jitter Due to Substrate Noise in Discrete-Time Delta-Sigma Modulators Payam
More informationThe Design of E-band MMIC Amplifiers
The Design of E-band MMIC Amplifiers Liam Devlin, Stuart Glynn, Graham Pearson, Andy Dearn * Plextek Ltd, London Road, Great Chesterford, Essex, CB10 1NY, UK; (lmd@plextek.co.uk) Abstract The worldwide
More informationComparison of IC Conducted Emission Measurement Methods
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 52, NO. 3, JUNE 2003 839 Comparison of IC Conducted Emission Measurement Methods Franco Fiori, Member, IEEE, and Francesco Musolino, Member, IEEE
More informationOn the Interaction of Power Distribution Network with Substrate
On the Interaction of Power Distribution Network with Rajendran Panda, Savithri Sundareswaran, David Blaauw Rajendran.Panda@motorola.com, Savithri_Sundareswaran-A12801@email.mot.com, David.Blaauw@motorola.com
More informationMechanis m Faliures. Group Leader Jepsy 1)Substrate Biasing 2) Minority Injection. Bob 1)Minority-Carrier Guard Rings
Mechanis m Faliures Group Leader Jepsy 1)Substrate Biasing 2) Minority Injection As im 1)Types Of Guard Rings Sandra 1)Parasitics 2)Field Plating Bob 1)Minority-Carrier Guard Rings Shawn 1)Parasitic Channel
More informationTHE rapid growth of portable wireless communication
1166 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 8, AUGUST 1997 A Class AB Monolithic Mixer for 900-MHz Applications Keng Leong Fong, Christopher Dennis Hull, and Robert G. Meyer, Fellow, IEEE Abstract
More informationSP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver
SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver Arvin R. Shahani, Derek K. Shaeffer, Thomas H. Lee Stanford University, Stanford, CA At submicron channel lengths, CMOS is
More informationPART MAX2605EUT-T MAX2606EUT-T MAX2607EUT-T MAX2608EUT-T MAX2609EUT-T TOP VIEW IND GND. Maxim Integrated Products 1
19-1673; Rev 0a; 4/02 EVALUATION KIT MANUAL AVAILABLE 45MHz to 650MHz, Integrated IF General Description The are compact, high-performance intermediate-frequency (IF) voltage-controlled oscillators (VCOs)
More informationA CAD-Oriented Modeling Approach of Frequency-Dependent Behavior of Substrate Noise Coupling for Mixed-Signal IC Design
A CAD-Oriented Modeling Approach of Frequency-Dependent Behavior of Substrate Noise Coupling for Mixed-Signal IC Design Hai Lan, Zhiping Yu, and Robert W. Dutton Center for Integrated Systems, Stanford
More informationSignal Integrity Design of TSV-Based 3D IC
Signal Integrity Design of TSV-Based 3D IC October 24, 21 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr 1 Contents 1) Driving Forces of TSV based 3D IC 2) Signal Integrity Issues
More informationINTRODUCTION TO MOS TECHNOLOGY
INTRODUCTION TO MOS TECHNOLOGY 1. The MOS transistor The most basic element in the design of a large scale integrated circuit is the transistor. For the processes we will discuss, the type of transistor
More informationAN726. Vishay Siliconix AN726 Design High Frequency, Higher Power Converters With Si9166
AN726 Design High Frequency, Higher Power Converters With Si9166 by Kin Shum INTRODUCTION The Si9166 is a controller IC designed for dc-to-dc conversion applications with 2.7- to 6- input voltage. Like
More informationIFSIN 4.- SUBSTRATE MODELING SUBSTRATE COUPLING
IFSIN 4.- SUBSTRATE MODELING SUBSTRATE COUPLING 1 Substrate coupling Introduction - 1 INTRODUCTION Types of substrates Substrate coupling problem Coupling mechanisms Modeling Detailed modeling Macromodeling
More informationEE584 (Fall 2006) Introduction to VLSI CAD Project. Design of Ring Oscillator using NOR gates
EE584 (Fall 2006) Introduction to VLSI CAD Project Design of Ring Oscillator using NOR gates By, Veerandra Alluri Vijai Raghunathan Archana Jagarlamudi Gokulnaraiyn Ramaswami Instructor: Dr. Joseph Elias
More informationCHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC
94 CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC 6.1 INTRODUCTION The semiconductor digital circuits began with the Resistor Diode Logic (RDL) which was smaller in size, faster
More informationFairchild s Process Enhancements Eliminate the CMOS SCR Latch-Up Problem In 74HC Logic
Fairchild s Process Enhancements Eliminate the CMOS SCR Latch-Up Problem In 74HC Logic INTRODUCTION SCR latch-up is a parasitic phenomena that has existed in circuits fabricated using bulk silicon CMOS
More informationNoise George Yuan Hong Kong University of Science and Technology Fall 2010
Lecture 3 Noise George Yuan Hong Kong University of Science and Technology Fall 2010 1 Outline Introduction Device noise models Circuit noise analysis Other noise sources Power noise Substrate noise Noise
More informationAnalog IC Design. Lecture 1,2: Introduction & MOS transistors. Henrik Sjöland. Dept. of Electrical and Information Technology
Analog IC Design Lecture 1,2: Introduction & MOS transistors Henrik.Sjoland@eit.lth.se Part 1: Introduction Analogue IC Design (7.5hp, lp2) CMOS Technology Analog building blocks in CMOS Single- and multiple
More informationRadio-Frequency Circuits Integration Using CMOS SOI 0.25µm Technology
Radio-Frequency Circuits Integration Using CMOS SOI.5µm Technology Frederic Hameau and Olivier Rozeau CEA/LETI - 7, rue des Martyrs -F-3854 GRENOBLE FRANCE cedex 9 frederic.hameau@cea.fr olivier.rozeau@cea.fr
More informationCHARACTERIZATION OF SUBSTRATE NOISE COUPLING, ITS. IMPACTS AND REMEDIES IN RF AND MIXED-SIGNAL ICs DISSERTATION
CHARACTERIZATION OF SUBSTRATE NOISE COUPLING, ITS IMPACTS AND REMEDIES IN RF AND MIXED-SIGNAL ICs DISSERTATION Presented in Partial Fulfillment of the Requirements for the Degree Doctor of Philosophy in
More informationNoise Tolerance Dynamic CMOS Logic Design with Current Mirror Circuit
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 7, Number 1 (2014), pp. 77-81 International Research Publication House http://www.irphouse.com Noise Tolerance Dynamic CMOS Logic
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
R. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder pn junction! Junction diode consisting of! p-doped silicon! n-doped silicon! A p-n junction where
More information1 of 7 12/20/ :04 PM
1 of 7 12/20/2007 11:04 PM Trusted Resource for the Working RF Engineer [ C o m p o n e n t s ] Build An E-pHEMT Low-Noise Amplifier Although often associated with power amplifiers, E-pHEMT devices are
More informationHigh-Linearity CMOS. RF Front-End Circuits
High-Linearity CMOS RF Front-End Circuits Yongwang Ding Ramesh Harjani iigh-linearity CMOS tf Front-End Circuits - Springer Library of Congress Cataloging-in-Publication Data A C.I.P. Catalogue record
More informationA Solution to Simplify 60A Multiphase Designs By John Lambert & Chris Bull, International Rectifier, USA
A Solution to Simplify 60A Multiphase Designs By John Lambert & Chris Bull, International Rectifier, USA As presented at PCIM 2001 Today s servers and high-end desktop computer CPUs require peak currents
More informationHighly linear common-gate mixer employing intrinsic second and third order distortion cancellation
Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation Mahdi Parvizi a), and Abdolreza Nabavi b) Microelectronics Laboratory, Tarbiat Modares University, Tehran
More informationSN W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit
2.6W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION The SN200 is a 2.6W high efficiency filter-free class-d audio power amplifier in a.5 mm.5 mm wafer chip scale package (WCSP) that requires
More informationA 1-W GaAs Class-E Power Amplifier with an FBAR Filter Embedded in the Output Network
A 1-W GaAs Class-E Power Amplifier with an FBAR Filter Embedded in the Output Network Kyle Holzer and Jeffrey S. Walling University of Utah PERFIC Lab, Salt Lake City, UT 84112, USA Abstract Integration
More informationWafer-scale 3D integration of silicon-on-insulator RF amplifiers
Wafer-scale integration of silicon-on-insulator RF amplifiers The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published
More informationExclusive Technology Feature. Integrated Driver Shrinks Class D Audio Amplifiers. Audio Driver Features. ISSUE: November 2009
ISSUE: November 2009 Integrated Driver Shrinks Class D Audio Amplifiers By Jun Honda, International Rectifier, El Segundo, Calif. From automotive entertainment to home theater systems, consumers are demanding
More informationFully Integrated Low Phase Noise LC VCO. Desired Characteristics of VCOs
Fully Integrated ow Phase Noise C VCO AGENDA Comparison with other types of VCOs. Analysis of two common C VCO topologies. Design procedure for the cross-coupled C VCO. Phase noise reduction techniques.
More informationDIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N
DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic CONTENTS PART I: THE FABRICS Chapter 1: Introduction (32 pages) 1.1 A Historical
More informationMEASUREMENT, SUPPRESSION, AND PREDICTION OF DIGITAL SWITCHING NOISE COUPLING IN MIXED-SIGNAL SYSTEM-ON- CHIP APPLICATIONS
MEASUREMENT, SUPPRESSION, AND PREDICTION OF DIGITAL SWITCHING NOISE COUPLING IN MIXED-SIGNAL SYSTEM-ON- CHIP APPLICATIONS A DISSERTATION SUBMITTED TO THE DEPARTMENT OF ELECTRICAL ENGINEERING AND THE COMMITTEE
More informationSubstrate Level Noise Analysis Tool (SNAT) in Mixed Signal circuits
Substrate Level Noise Analysis Tool (SNAT) in Mixed Signal circuits Anish joseph Research Scholar Abstract: There exist several tools that can be used to predict the substrate noise profile of digital
More informationImpact of On-Chip Multi-Layered Inductor on Signal and Power Integrity of Underlying Power-Ground Net
22 nd IEEE Workshop on Signal and Power Integrity, Brest, FRANCE May 25, 2018 Impact of On-Chip Multi-Layered Inductor on Signal and Power Integrity of Underlying Power-Ground Net Akira Tsuchicya 1, Akitaka
More informationHow to Design an R g Resistor for a Vishay Trench PT IGBT
VISHAY SEMICONDUCTORS www.vishay.com Rectifiers By Carmelo Sanfilippo and Filippo Crudelini INTRODUCTION In low-switching-frequency applications like DC/AC stages for TIG welding equipment, the slow leg
More informationDesign Considerations for 5G mm-wave Receivers. Stefan Andersson, Lars Sundström, and Sven Mattisson
Design Considerations for 5G mm-wave Receivers Stefan Andersson, Lars Sundström, and Sven Mattisson Outline Introduction to 5G @ mm-waves mm-wave on-chip frequency generation mm-wave analog front-end design
More informationEMI Reduction on an Automotive Microcontroller
EMI Reduction on an Automotive Microcontroller Design Automation Conference, July 26 th -31 st, 2009 Patrice JOUBERT DORIOL 1, Yamarita VILLAVICENCIO 2, Cristiano FORZAN 1, Mario ROTIGNI 1, Giovanni GRAZIOSI
More informationPerformance Improvement by System Aware Substrate Noise Analysis for Mixed-signal IC
DesignCon 2017 Performance Improvement by System Aware Substrate Noise Analysis for Mixed-signal IC Kwangseok Choi, Samsung Electronics Inc. [aquarian505@gmail.com] Byunghyun Lee, Samsung Electronics Inc.
More information6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers
6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers Massachusetts Institute of Technology February 17, 2005 Copyright 2005
More informationEffect of Power Distribution Network Design on RF circuit performance for 900MHz RFID Reader
Effect of Power Distribution Network Design on RF circuit performance for 900MHz RFID Reader Youngwon Kim, Chunghyun Ryu, Jongbae Park, and Joungho Kim Terahertz Interconnection and Package Laboratory,
More informationExperiment (1) Principles of Switching
Experiment (1) Principles of Switching Introduction When you use microcontrollers, sometimes you need to control devices that requires more electrical current than a microcontroller can supply; for this,
More informationDesign of High Gain Two stage Op-Amp using 90nm Technology
Design of High Gain Two stage Op-Amp using 90nm Technology Shaik Aqeel 1, P. Krishna Deva 2, C. Mahesh Babu 3 and R.Ganesh 4 1 CVR College of Engineering/UG Student, Hyderabad, India 2 CVR College of Engineering/UG
More informationDecoupling capacitor uses and selection
Decoupling capacitor uses and selection Proper Decoupling Poor Decoupling Introduction Covered in this topic: 3 different uses of decoupling capacitors Why we need decoupling capacitors Power supply rail
More informationDESIGN OF ZIGBEE RF FRONT END IC IN 2.4 GHz ISM BAND
DESIGN OF ZIGBEE RF FRONT END IC IN 2.4 GHz ISM BAND SUCHITAV KHADANGA RFIC TECHNOLOGIES, BANGALORE, INDIA http://www.rficdesign.com Team-RV COLLEGE Ashray V K D V Raghu Sanjith P Hemagiri Rahul Verma
More informationAN-1098 APPLICATION NOTE
APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Methodology for Narrow-Band Interface Design Between High Performance
More informationWiring Parasitics. Contact Resistance Measurement and Rules
Wiring Parasitics Contact Resistance Measurement and Rules Connections between metal layers and nonmetal layers are called contacts. Connections between metal layers are called vias. For non-critical design,
More informationECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:
ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline: Metal-Semiconductor Junctions MOSFET Basic Operation MOS Capacitor Things you should know when you leave Key Questions What is the
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
R. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder Inclusion of Switching Loss in the Averaged Equivalent Circuit Model The methods of Chapter 3 can
More informationFast Estimation and Mitigation of Substrate Noise in Early Design Stage for Large Mixed Signal SOCs Shi-Hao Chen, Hsiung-Kai Chen, Albert Li
Fast Estimation and Mitigation of Substrate Noise in Early Design Stage for Large Mixed Signal SOCs Shi-Hao Chen, Hsiung-Kai Chen, Albert Li Design Service Division, GLOBAL UNICHIP CORP., Taiwan, ROC Xiaopeng
More informationSignal integrity means clean
CHIPS & CIRCUITS As you move into the deep sub-micron realm, you need new tools and techniques that will detect and remedy signal interference. Dr. Lynne Green, HyperLynx Division, Pads Software Inc The
More informationPerformance of Revised TVC Circuit. PSD8C Version 2.0. Dr. George L. Engel
Performance of Revised TVC Circuit PSD8C Version 2. Dr. George L. Engel May, 21 I) Introduction This report attempts to document the performance of the revised TVC circuit. The redesign tried to correct
More informationAN-1106 Custom Instrumentation Amplifier Design Author: Craig Cary Date: January 16, 2017
AN-1106 Custom Instrumentation Author: Craig Cary Date: January 16, 2017 Abstract This application note describes some of the fine points of designing an instrumentation amplifier with op-amps. We will
More informationDevice Generated Noise Measurement Techniques
Fairchild Semiconductor Application Note November 1990 Revised June 2001 Device Generated Noise Measurement Techniques Abstract In recent years the speed and drive capability of advanced digital integrated
More informationChapter 2. Inductor Design for RFIC Applications
Chapter 2 Inductor Design for RFIC Applications 2.1 Introduction A current carrying conductor generates magnetic field and a changing current generates changing magnetic field. According to Faraday s laws
More informationDESIGN TIP DT Managing Transients in Control IC Driven Power Stages 2. PARASITIC ELEMENTS OF THE BRIDGE CIRCUIT 1. CONTROL IC PRODUCT RANGE
DESIGN TIP DT 97-3 International Rectifier 233 Kansas Street, El Segundo, CA 90245 USA Managing Transients in Control IC Driven Power Stages Topics covered: By Chris Chey and John Parry Control IC Product
More informationCHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN
93 CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 4.1 INTRODUCTION Ultra Wide Band (UWB) system is capable of transmitting data over a wide spectrum of frequency bands with low power and high data
More informationLow Noise Amplifier Design
THE UNIVERSITY OF TEXAS AT DALLAS DEPARTMENT OF ELECTRICAL ENGINEERING EERF 6330 RF Integrated Circuit Design (Spring 2016) Final Project Report on Low Noise Amplifier Design Submitted To: Dr. Kenneth
More informationUser s Manual ISL70040SEHEV2Z. User s Manual: Evaluation Board. High Reliability
User s Manual ISL70040SEHEV2Z User s Manual: Evaluation Board High Reliability Rev 0.00 Nov 2017 USER S MANUAL ISL70040SEHEV2Z Evaluation Board for the ISL70040SEH and ISL70023SEH UG147 Rev.0.00 1. Overview
More informationPramoda N V Department of Electronics and Communication Engineering, MCE Hassan Karnataka India
Advanced Low Power CMOS Design to Reduce Power Consumption in CMOS Circuit for VLSI Design Pramoda N V Department of Electronics and Communication Engineering, MCE Hassan Karnataka India Abstract: Low
More informationDepartment of Electrical Engineering and Computer Sciences, University of California
Chapter 8 NOISE, GAIN AND BANDWIDTH IN ANALOG DESIGN Robert G. Meyer Department of Electrical Engineering and Computer Sciences, University of California Trade-offs between noise, gain and bandwidth are
More informationAN ABSTRACT OF THE THESIS OF
AN ABSTRACT OF THE THESIS OF Patrick Birrer for the degree of Master of Science in Electrical and Computer Engineering presented on January 9, 2004. Title: Silencer! A Tool for Substrate Noise Coupling
More informationAN ABSTRACT OF THE THESIS OF. Hui En Pham for the degree of Master of Science in. Electrical and Computer Engineering presented on August 24, 2004.
AN ABSTRACT OF THE THESIS OF Hui En Pham for the degree of Master of Science in Electrical and Computer Engineering presented on August 24, 2004. Title: Substrate Noise Coupling Analysis in 0.18µm Silicon
More informationRadio Frequency Electronics
Radio Frequency Electronics Preliminaries IV Born 22 February 1857, died 1 January 1894 Physicist Proved conclusively EM waves (theorized by Maxwell ), exist. Hz names in his honor. Created the field of
More information433MHz front-end with the SA601 or SA620
433MHz front-end with the SA60 or SA620 AN9502 Author: Rob Bouwer ABSTRACT Although designed for GHz, the SA60 and SA620 can also be used in the 433MHz ISM band. The SA60 performs amplification of the
More informationMicrocontroller Systems. ELET 3232 Topic 13: Load Analysis
Microcontroller Systems ELET 3232 Topic 13: Load Analysis 1 Objective To understand hardware constraints on embedded systems Define: Noise Margins Load Currents and Fanout Capacitive Loads Transmission
More informationAPPLICATION NOTE 735 Layout Considerations for Non-Isolated DC-DC Converters
Maxim > App Notes > AUTOMOTIVE GENERAL ENGINEERING TOPICS POWER-SUPPLY CIRCUITS PROTOTYPING AND PC BOARD LAYOUT Keywords: printed circuit board, PCB layout, parasitic inductance, parasitic capacitance,
More informationAN-742 APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA Tel: 781/ Fax: 781/
APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106 Tel: 781/329-4700 Fax: 781/461-3113 www.analog.com Frequency Domain Response of Switched-Capacitor ADCs by Rob Reeder INTRODUCTION
More informationIC Decoupling and EMI Suppression using X2Y Technology
IC Decoupling and EMI Suppression using X2Y Technology Summary Decoupling and EMI suppression of ICs is a complex system level engineering problem complicated by the desire for faster switching gates,
More informationUnderstanding, measuring, and reducing output noise in DC/DC switching regulators
Understanding, measuring, and reducing output noise in DC/DC switching regulators Practical tips for output noise reduction Katelyn Wiggenhorn, Applications Engineer, Buck Switching Regulators Robert Blattner,
More informationDESIGN CONSIDERATIONS AND PERFORMANCE REQUIREMENTS FOR HIGH SPEED DRIVER AMPLIFIERS. Nils Nazoa, Consultant Engineer LA Techniques Ltd
DESIGN CONSIDERATIONS AND PERFORMANCE REQUIREMENTS FOR HIGH SPEED DRIVER AMPLIFIERS Nils Nazoa, Consultant Engineer LA Techniques Ltd 1. INTRODUCTION The requirements for high speed driver amplifiers present
More informationPCB layout guidelines. From the IGBT team at IR September 2012
PCB layout guidelines From the IGBT team at IR September 2012 1 PCB layout and parasitics Parasitics (unwanted L, R, C) have much influence on switching waveforms and losses. The IGBT itself has its own
More information