A Superblock-based Flash Translation Layer for NAND Flash Memory

Size: px
Start display at page:

Download "A Superblock-based Flash Translation Layer for NAND Flash Memory"

Transcription

1 A Superblock-based Flash Translation Layer for NAND Flash Memory Jeong-Uk Kang, HeeseungJo, Jin-Soo Kim, Joonwon Lee Korea Advanced Institute of Science and Technology (KAIST) EMSOFT 06, October 22 25, 2006, Seoul, Korea. Copyright 2006 ACM /06/0010 Yen-Ting Liu

2 Outline Introduction Different kinds of FTL Superblock FTL scheme Performance evaluation Conclusions

3 Introduction Characteristic of NAND flash memory Block and page Block consist of fixed pages Page main data area and spare area Three basic operations read, write and erase

4 Introduction Flash translation layer (FTL) Emulate the functionality of a normal block device with flash memory Hiding the presence of erase operation and erase-before-write Address translation and garbage collection

5 Introduction Address translation Page-mapped and Block-mapped

6 Introduction Classify physical flash memory blocks D-blocks (data blocks) store user data U-blocks (update blocks) handle the erase-before before-write Page management scheme in blocks In-place scheme Logic page number always equal to physical page number Out-of of-place scheme Page can be placed anywhere inside the physical block

7 Introduction Merge operation Full, Partial, or switch merge Full merge Requite copy operation as many as the number of valid page and two erase operations Partial merge Only copy the valid page in D-block D and requite one erase operation Switch merge Requite only one erase operation

8 Different kinds of FTL Replacement block scheme U-blocks and D-blocks D organized by in-place scheme Select a D-block D which has the largest number of U-blocks U as victim Only the partial or the switch merge is performed Log block scheme D-blocks are organized by in-place scheme and U-blocks U by out of place scheme Full merge may happen in order to change from an out-of of-place scheme to an in-place scheme

9 Different kinds of FTL Fully associative sector translation (FAST) A U-block U is shared by all the D-blocksD The full merge may be performed more frequently Superblock FTL scheme A set of adjacent logical blocks that share D-blocks D and U-blocks Allow logical pages within a superblock to be freely located in one of the allocated physical blocks

10 Different kinds of FTL Performance of FTL depend on the efficiency of garbage collection To reduce the numbers of erase operation Increase the utilization of U-blocksU To reduce the number of valid copy To lower the number of full merge operations, while increase chances of partial or switch merge operation

11 Different kinds of FTL Pages are updated in following sequence: P5,P2,P3,P7,P5,P2,P3,P7

12 Superblock FTL scheme Hybrid mapping with three-level mapping table

13 Superblock FTL scheme

14 Performance eveluation Trace-driven simulators for the superblock scheme, the log block scheme and FAST Condition Superblock size is 4 Number of available U-blocks U is 3.1% of D-blocks

15 Performance eveluation

16 Performance eveluation

17 Performance eveluation 0.05% 6.25%

18 Performance eveluation

19 Conclusions The superblock scheme reduces the number of garbage collection invoked, as well as increases chances of switch operation Decrease the garbage collection overhead up to 40% in compared to previous FTL schemes

Bridging the Information Gap Between Buffer and Flash Translation Layer for Flash Memory

Bridging the Information Gap Between Buffer and Flash Translation Layer for Flash Memory 2011 IEEE Transactions on Consumer Electronics Bridging the Information Gap Between Buffer and Flash Translation Layer for Flash Memory Xue-liang Liao Shi-min Hu Department of Computer Science and Technology,

More information

SSD Firmware Implementation Project Lab. #1

SSD Firmware Implementation Project Lab. #1 SSD Firmware Implementation Project Lab. #1 Sang Phil Lim (lsfeel0204@gmail.com) SKKU VLDB Lab. 2011 03 24 Contents Project Overview Lab. Time Schedule Project #1 Guide FTL Simulator Development Project

More information

Application-Managed Flash Sungjin Lee, Ming Liu, Sangwoo Jun, Shuotao Xu, Jihong Kim and Arvind

Application-Managed Flash Sungjin Lee, Ming Liu, Sangwoo Jun, Shuotao Xu, Jihong Kim and Arvind Application-Managed Flash Sungjin Lee, Ming Liu, Sangwoo Jun, Shuotao Xu, Jihong Kim and Arvind Massachusetts Institute of Technology Seoul National University 14th USENIX Conference on File and Storage

More information

The Critical Role of Firmware and Flash Translation Layers in Solid State Drive Design

The Critical Role of Firmware and Flash Translation Layers in Solid State Drive Design The Critical Role of Firmware and Flash Translation Layers in Solid State Drive Design Robert Sykes Director of Applications OCZ Technology Flash Memory Summit 2012 Santa Clara, CA 1 Introduction This

More information

Sang-Phil Lim Sungkyunkwan University. Sang-Won Lee Sungkyunkwan University. Bongki Moon University of Arizona

Sang-Phil Lim Sungkyunkwan University. Sang-Won Lee Sungkyunkwan University. Bongki Moon University of Arizona Sang-Phil Lim Sungkyunkwan University Sang-Won Lee Sungkyunkwan University Bongki Moon University of Arizona Table of Contents Mo.va.on Background NAND Flash Memory and Flash Transla>on Layer (FTL) FAST

More information

Greedy FTL. Jinyong Ha Computer Systems Laboratory Sungkyunkwan University

Greedy FTL. Jinyong Ha Computer Systems Laboratory Sungkyunkwan University Greedy FTL Jinyong Ha (Jinyongha@csl.skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Contents DRAM Controller FTL Metadata Garbage Collection Power-Off Recovery Greedy

More information

WAFTL: A Workload Adaptive Flash Translation Layer with Data Partition

WAFTL: A Workload Adaptive Flash Translation Layer with Data Partition WAFTL: A Workload Adaptive Flash Translation Layer with Data Partition Qingsong Wei Bozhao Gong, Suraj Pathak, Bharadwaj Veeravalli, Lingfang Zeng and Kanzo Okada Data Storage Institute, A-STAR, Singapore

More information

Diversifying Wear Index for MLC NAND Flash Memory to Extend the Lifetime of SSDs

Diversifying Wear Index for MLC NAND Flash Memory to Extend the Lifetime of SSDs Diversifying Wear Index for MLC NAND Flash Memory to Extend the Lifetime of SSDs Yeong-Jae Woo Samsung Electronics Co. Hwaseong, South Korea yeongjae.woo@samsung.com Jin-Soo Kim Sungkyunkwan University

More information

Fall 2015 COMP Operating Systems. Lab #7

Fall 2015 COMP Operating Systems. Lab #7 Fall 2015 COMP 3511 Operating Systems Lab #7 Outline Review and examples on virtual memory Motivation of Virtual Memory Demand Paging Page Replacement Q. 1 What is required to support dynamic memory allocation

More information

Improving MLC flash performance and endurance with Extended P/E Cycles

Improving MLC flash performance and endurance with Extended P/E Cycles Improving MLC flash performance and endurance with Extended P/E Cycles Fabio Margaglia Johannes Gutenberg-Universität Mainz, Germany Email: margagl@uni-mainz.de André Brinkmann Johannes Gutenberg-Universität

More information

Eff ic ien t Space A lloca tion and Reclama tion M echan ism for Fla sh M em ory

Eff ic ien t Space A lloca tion and Reclama tion M echan ism for Fla sh M em ory Journal of Chinese Com puter System s 2010 5 5 V ol131 N o. 5 2010,,, (, 230027) E2m ail: zzliu@m ail. ustc. edu. cn : W eb,,, BSFTL. BSFTL, BSFTL, : ; ; ; ; ; : TP316 : A : 100021220 (2010) 0520819206

More information

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department

More information

Korean Scientists Visiting Cavendish Lab.

Korean Scientists Visiting Cavendish Lab. Korean Scientists Visiting Cavendish Lab. Period Research Area Researcher Research Activity 28 August 3 September, 2004 Prof. C. S. Yoon Discussed the Opening Ceremony of CavendishKAIST Research Cooperation

More information

The Jigsaw Continuous Sensing Engine for Mobile Phone Applications!

The Jigsaw Continuous Sensing Engine for Mobile Phone Applications! The Jigsaw Continuous Sensing Engine for Mobile Phone Applications! Hong Lu, Jun Yang, Zhigang Liu, Nicholas D. Lane, Tanzeem Choudhury, Andrew T. Campbell" CS Department Dartmouth College Nokia Research

More information

An Overlaid Hybrid-Duplex OFDMA System with Partial Frequency Reuse

An Overlaid Hybrid-Duplex OFDMA System with Partial Frequency Reuse An Overlaid Hybrid-Duplex OFDMA System with Partial Frequency Reuse Jung Min Park, Young Jin Sang, Young Ju Hwang, Kwang Soon Kim and Seong-Lyun Kim School of Electrical and Electronic Engineering Yonsei

More information

THE content-addressable memory (CAM) is one of the most

THE content-addressable memory (CAM) is one of the most 254 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 1, JANUARY 2005 A 0.7-fJ/Bit/Search 2.2-ns Search Time Hybrid-Type TCAM Architecture Sungdae Choi, Kyomin Sohn, and Hoi-Jun Yoo Abstract This paper

More information

Lecture 19: Design for Skew

Lecture 19: Design for Skew Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004 Outline Clock Distribution Clock Skew Skew-Tolerant Circuits Traditional Domino Circuits Skew-Tolerant

More information

IJCSIET--International Journal of Computer Science information and Engg., Technologies ISSN

IJCSIET--International Journal of Computer Science information and Engg., Technologies ISSN An efficient add multiplier operator design using modified Booth recoder 1 I.K.RAMANI, 2 V L N PHANI PONNAPALLI 2 Assistant Professor 1,2 PYDAH COLLEGE OF ENGINEERING & TECHNOLOGY, Visakhapatnam,AP, India.

More information

Enhancing System Architecture by Modelling the Flash Translation Layer

Enhancing System Architecture by Modelling the Flash Translation Layer Enhancing System Architecture by Modelling the Flash Translation Layer Robert Sykes Sr. Dir. Firmware August 2014 OCZ Storage Solutions A Toshiba Group Company Introduction This presentation will discuss

More information

Combination of Dynamic-TDD and Static-TDD Based on Adaptive Power Control

Combination of Dynamic-TDD and Static-TDD Based on Adaptive Power Control Combination of Dynamic-TDD and Static-TDD Based on Adaptive Power Control Howon Lee and Dong-Ho Cho Department of Electrical Engineering and Computer Science Korea Advanced Institute of Science and Technology

More information

Energy-Efficient Random Access for Machine- to-machine (M2M) Communications

Energy-Efficient Random Access for Machine- to-machine (M2M) Communications Energy-Efficient Random Access for achine- to-achine (2) Communications Hano Wang 1 and Choongchae Woo 2 1 Information and Telecommunication Engineering, Sangmyung University, 2 Electronics, Computer and

More information

Zero-Based Code Modulation Technique for Digital Video Fingerprinting

Zero-Based Code Modulation Technique for Digital Video Fingerprinting Zero-Based Code Modulation Technique for Digital Video Fingerprinting In Koo Kang 1, Hae-Yeoun Lee 1, Won-Young Yoo 2, and Heung-Kyu Lee 1 1 Department of EECS, Korea Advanced Institute of Science and

More information

Autonomous Stair Climbing Algorithm for a Small Four-Tracked Robot

Autonomous Stair Climbing Algorithm for a Small Four-Tracked Robot Autonomous Stair Climbing Algorithm for a Small Four-Tracked Robot Quy-Hung Vu, Byeong-Sang Kim, Jae-Bok Song Korea University 1 Anam-dong, Seongbuk-gu, Seoul, Korea vuquyhungbk@yahoo.com, lovidia@korea.ac.kr,

More information

Highly Reliable Frequency Multiplier with DLL-Based Clock Generator for System-On-Chip

Highly Reliable Frequency Multiplier with DLL-Based Clock Generator for System-On-Chip Highly Reliable Frequency Multiplier with DLL-Based Clock Generator for System-On-Chip B. Janani, N.Arunpriya B.E, Dept. of Electronics and Communication Engineering, Panimalar Engineering College/ Anna

More information

H/V linear regulator with enhanced power supply rejection

H/V linear regulator with enhanced power supply rejection LETTER IEICE Electronics Express, Vol., No.3, 9 H/V linear regulator with enhanced power supply rejection Youngil Kim a) and Sangsun Lee b) Department of Electronics Computer Engineering, Hanyang University,

More information

UNEXPECTED through-silicon-via (TSV) defects may occur

UNEXPECTED through-silicon-via (TSV) defects may occur IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 36, NO. 10, OCTOBER 2017 1759 Grouping-Based TSV Test Architecture for Resistive Open and Bridge Defects in 3-D-ICs Young-woo

More information

VIP-Emulator: To Design Interactive Architecture for adaptive mixed Reality Space

VIP-Emulator: To Design Interactive Architecture for adaptive mixed Reality Space VIP-Emulator: To Design Interactive Architecture for adaptive mixed Reality Space Muhammad Azhar, Fahad, Muhammad Sajjad, Irfan Mehmood, Bon Woo Gu, Wan Jeong Park,Wonil Kim, Joon Soo Han, Yun Jang, and

More information

Verification of Intelligent Planting Robot Arm Design Using Dynamics Analysis and Simulation Kee-Jin Park 1 *, Byeong-Soo Kim 1 and Jeong-Ho Yun 2

Verification of Intelligent Planting Robot Arm Design Using Dynamics Analysis and Simulation Kee-Jin Park 1 *, Byeong-Soo Kim 1 and Jeong-Ho Yun 2 2016 International Conference on Sustainable Energy, Environment and Information Engineering (SEEIE 2016) ISBN: 978-1-60595-337-3 Verification of Intelligent Planting Robot Arm Design Using Dynamics Analysis

More information

Development of IoT based Pier collision Monitoring System

Development of IoT based Pier collision Monitoring System , pp.148-153 http://dx.doi.org/10.14257/astl.2016.137.28 Development of IoT based Pier collision Monitoring System Soo-Yeol Park 1, Sung-min Kang 1, Keum-Soo Yeo 1, Byung-Yun Won 1 1 Korea Plant Maintenace

More information

FINAL REPORT For Japan-Korea Joint Seminar

FINAL REPORT For Japan-Korea Joint Seminar (Form5-2) SEMINAR FINAL REPORT For Japan-Korea Joint Seminar AREA 1. Mathematics & Physics 2. Chemistry & Material Science 3. Biology 4. Informatics & Mechatronics 5. Geo-Science & Space Science 6. Medical

More information

Design of Dual Mode DC-DC Buck Converter Using Segmented Output Stage

Design of Dual Mode DC-DC Buck Converter Using Segmented Output Stage Design of Dual Mode DC-DC Buck Converter Using Segmented Output Stage Bo-Kyeong Kim, Young-Ho Shin, Jin-Won Kim, and Ho-Yong Choi a Department of Semiconductor Engineering, Chungbuk National University

More information

Online Frequency Assignment in Wireless Communication Networks

Online Frequency Assignment in Wireless Communication Networks Online Frequency Assignment in Wireless Communication Networks Francis Y.L. Chin Taikoo Chair of Engineering Chair Professor of Computer Science University of Hong Kong Joint work with Dr WT Chan, Dr Deshi

More information

Implementation of All-Optical Logic AND Gate using XGM based on Semiconductor Optical Amplifiers

Implementation of All-Optical Logic AND Gate using XGM based on Semiconductor Optical Amplifiers Implementation of All-Optical Logic AND Gate using XGM based on Semiconductor Optical Amplifiers Sang H. Kim 1, J. H. Kim 1,2, C. W. Son 1, G. Kim 1, Y. T. yun 1, Y. M. Jhon 1, S. Lee 1, D. H. Woo 1, and

More information

Development of Wireless Module Test Equipment for Gas Safety Devices Performance

Development of Wireless Module Test Equipment for Gas Safety Devices Performance , pp.81-87 http://dx.doi.org/10.14257/astl.2017.146.16 Development of Wireless Module Test Equipment for Gas Safety Devices Performance Dong Seok Oh, Jeong Seok Oh and Jin Han Lee Institute of Gas Safety

More information

Design and Performance Analysis of a Reconfigurable Fir Filter

Design and Performance Analysis of a Reconfigurable Fir Filter Design and Performance Analysis of a Reconfigurable Fir Filter S.karthick Department of ECE Bannari Amman Institute of Technology Sathyamangalam INDIA Dr.s.valarmathy Department of ECE Bannari Amman Institute

More information

A Study on Distributed and Concentric Winding of Permanent Magnet Brushless AC Motor

A Study on Distributed and Concentric Winding of Permanent Magnet Brushless AC Motor Volume 118 No. 19 2018, 1805-1815 ISSN: 1311-8080 (printed version); ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu A Study on Distributed and Concentric Winding of Permanent Magnet

More information

Area and Energy-Efficient Crosstalk Avoidance Codes for On-Chip Buses

Area and Energy-Efficient Crosstalk Avoidance Codes for On-Chip Buses Area and Energy-Efficient Crosstalk Avoidance Codes for On-Chip Buses Srinivasa R. Sridhara, Arshad Ahmed, and Naresh R. Shanbhag Coordinated Science Laboratory/ECE Department University of Illinois at

More information

-SQA- SCOTTISH QUALIFICATIONS AUTHORITY NATIONAL CERTIFICATE MODULE: UNIT SPECIFICATION GENERAL INFORMATION. -Module Number Session

-SQA- SCOTTISH QUALIFICATIONS AUTHORITY NATIONAL CERTIFICATE MODULE: UNIT SPECIFICATION GENERAL INFORMATION. -Module Number Session -SQA- SCOTTISH QUALIFICATIONS AUTHORITY NATIONAL CERTIFICATE MODULE: UNIT SPECIFICATION GENERAL INFORMATION -Module Number- 2150166 -Session-1996-97 -Superclass- -Title- XL MICROELECTRONICS FOR MECHATRONICS

More information

DASH: Deadline-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators

DASH: Deadline-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators DASH: Deadline-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators Hiroyuki Usui, Lavanya Subramanian Kevin Chang, Onur Mutlu DASH source code is available at GitHub

More information

Temple Dragon. demonstration

Temple Dragon. demonstration demonstration Temple Dragon Imagining new dragons is a challenge since so many illustrations have been done throughout history. Try not to copy drawings you have already seen. Instead, develop your own

More information

Channel Allocation Algorithm Alleviating the Hidden Channel Problem in ac Networks

Channel Allocation Algorithm Alleviating the Hidden Channel Problem in ac Networks Channel Allocation Algorithm Alleviating the Hidden Channel Problem in 802.11ac Networks Seowoo Jang and Saewoong Bahk INMC, the Department of Electrical Engineering, Seoul National University, Seoul,

More information

NAND Structure Aware Controller Framework

NAND Structure Aware Controller Framework NAND Structure Aware Controller Framework mengxin@derastorage.com Santa Clara, CA 1 Outline The Challenges of NAND Flash Adaptive Error Mitigation by means of NAND Structure Aware Noise Cells Repair Dynamic

More information

Joohyun Lee, Ph. D. B.S., Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST) March February 2008

Joohyun Lee, Ph. D. B.S., Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST) March February 2008 Joohyun Lee, Ph. D. Postdoctoral Researcher 655 Dreese Laboratory, 2015 Neil Ave, Department of Electrical and Computer Engineering, The Ohio State University, Columbus OH, 43210 Email: lee.7119@osu.edu

More information

Short-Pulse X-ray at the Advanced Photon Source Overview

Short-Pulse X-ray at the Advanced Photon Source Overview Short-Pulse X-ray at the Advanced Photon Source Overview Vadim Sajaev and Louis Emery Accelerator Operations and Physics Group Accelerator Systems Division Mini-workshop on Methods of Data Analysis in

More information

Fabrication and Electrical Properties of Local Damascene FinFET Cell Array in Sub-60nm Feature Sized DRAM

Fabrication and Electrical Properties of Local Damascene FinFET Cell Array in Sub-60nm Feature Sized DRAM JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.6, NO.2, JUNE, 2006 61 Fabrication and Electrical Properties of Local Damascene FinFET Cell Array in Sub-60nm Feature Sized DRAM Yong-Sung Kim*, Soo-Ho

More information

An Improved Edge Adaptive Grid Technique To Authenticate Grey Scale Images

An Improved Edge Adaptive Grid Technique To Authenticate Grey Scale Images An Improved Edge Adaptive Grid Technique To Authenticate Grey Scale Images Ishwarya.M 1, Mary shamala.l 2 M.E, Dept of CSE, IFET College of Engineering, Villupuram, TamilNadu, India 1 Associate Professor,

More information

EH 602 Proposal: Researching how Northrop Grumman can Move Print Data (and XML) into an IETM the Process and the Easiest Way to Accomplish This.

EH 602 Proposal: Researching how Northrop Grumman can Move Print Data (and XML) into an IETM the Process and the Easiest Way to Accomplish This. MEMORANDUM TO: FROM: SUBJECT: Internship Supervisor and Dr. Ryan Weber Student EH 602 Proposal: Researching how Northrop Grumman can Move Print Data (and XML) into an IETM the Process and the Easiest Way

More information

3D-Position Estimation for Hand Gesture Interface Using a Single Camera

3D-Position Estimation for Hand Gesture Interface Using a Single Camera 3D-Position Estimation for Hand Gesture Interface Using a Single Camera Seung-Hwan Choi, Ji-Hyeong Han, and Jong-Hwan Kim Department of Electrical Engineering, KAIST, Gusung-Dong, Yusung-Gu, Daejeon, Republic

More information

Peak-to-Average Power Ratio (PAPR)

Peak-to-Average Power Ratio (PAPR) Peak-to-Average Power Ratio (PAPR) Wireless Information Transmission System Lab Institute of Communications Engineering National Sun Yat-sen University 2011/07/30 王森弘 Multi-carrier systems The complex

More information

Insightful research and collaborative practice next steps

Insightful research and collaborative practice next steps Insightful research and collaborative practice next steps Service Day 29.5.2012 Marja Toivonen 2 Topical issues Service economy From antagonisms to integrated concepts The phenomenon of kibsification as

More information

DEVELOPMENT OF A ROBOID COMPONENT FOR PLAYER/STAGE ROBOT SIMULATOR

DEVELOPMENT OF A ROBOID COMPONENT FOR PLAYER/STAGE ROBOT SIMULATOR Proceedings of IC-NIDC2009 DEVELOPMENT OF A ROBOID COMPONENT FOR PLAYER/STAGE ROBOT SIMULATOR Jun Won Lim 1, Sanghoon Lee 2,Il Hong Suh 1, and Kyung Jin Kim 3 1 Dept. Of Electronics and Computer Engineering,

More information

Multiplierless sigma-delta modulation beam forming for ultrasound nondestructive testing

Multiplierless sigma-delta modulation beam forming for ultrasound nondestructive testing Key Engineering Materials Vols. 270-273 (2004) pp 215-220 online at http://www.scientific.net (2004) Trans Tech Publications, Switzerland Citation Online available & since 2004/Aug/15 Copyright (to be

More information

Power (mw) DNL/INL (LSB) 200k / / /

Power (mw) DNL/INL (LSB) 200k / / / 동부하이텍공정 IP LIST 2010. 07. 25 서강대학교집적회로설계연구실 IP fsample (MS/s) VDD (V) Power (mw) / (LSB) Area (mm 2 ) Process (um) Comments [1] 12-bit ADC [2] 12-bit ADC [3] 10-bit ADC [4] 15-bit ADC [5] 13-bit ADC 200k

More information

A Study to Improve the Public Data Management of the City of Busan

A Study to Improve the Public Data Management of the City of Busan Indian Journal of Science and Technology, Vol 8(15), DOI: 10.17485/ijst/2015/v8i15/73047, July 2015 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 A Study to Improve the Public Data Management of the

More information

Medium Access Control Protocol for WBANS

Medium Access Control Protocol for WBANS Medium Access Control Protocol for WBANS Using the slides presented by the following group: An Efficient Multi-channel Management Protocol for Wireless Body Area Networks Wangjong Lee *, Seung Hyong Rhee

More information

Error Detection & Vertical LDPC ECC for Reliable 3D-TLC NAND Flash

Error Detection & Vertical LDPC ECC for Reliable 3D-TLC NAND Flash Error Detection & Vertical LDPC ECC for Reliable 3D-TLC NAND Flash Shun Suzuki, Toshiki Nakamura, Kyoji Mizoguchi and Ken Takeuchi Chuo University, Japan Santa Clara, CA 1 Background Outline Conventional

More information

Performance Analysis of Multipliers in VLSI Design

Performance Analysis of Multipliers in VLSI Design Performance Analysis of Multipliers in VLSI Design Lunius Hepsiba P 1, Thangam T 2 P.G. Student (ME - VLSI Design), PSNA College of, Dindigul, Tamilnadu, India 1 Associate Professor, Dept. of ECE, PSNA

More information

PHYSICAL STRUCTURE OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

PHYSICAL STRUCTURE OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag PHYSICAL STRUCTURE OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Integrated Circuit Layers MOSFETs CMOS Layers Designing FET Arrays EE 432 VLSI Modeling and Design 2 Integrated Circuit Layers

More information

IJMIE Volume 2, Issue 4 ISSN:

IJMIE Volume 2, Issue 4 ISSN: Reducing PAPR using PTS Technique having standard array in OFDM Deepak Verma* Vijay Kumar Anand* Ashok Kumar* Abstract: Orthogonal frequency division multiplexing is an attractive technique for modern

More information

Optimum Rate Allocation for Two-Class Services in CDMA Smart Antenna Systems

Optimum Rate Allocation for Two-Class Services in CDMA Smart Antenna Systems 810 IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 51, NO. 5, MAY 2003 Optimum Rate Allocation for Two-Class Services in CDMA Smart Antenna Systems Il-Min Kim, Member, IEEE, Hyung-Myung Kim, Senior Member,

More information

Non-Contact Gesture Recognition Using the Electric Field Disturbance for Smart Device Application

Non-Contact Gesture Recognition Using the Electric Field Disturbance for Smart Device Application , pp.133-140 http://dx.doi.org/10.14257/ijmue.2014.9.2.13 Non-Contact Gesture Recognition Using the Electric Field Disturbance for Smart Device Application Young-Chul Kim and Chang-Hyub Moon Dept. Electronics

More information

Performance Enhancement of Downlink NOMA by Combination with GSSK

Performance Enhancement of Downlink NOMA by Combination with GSSK 1 Performance Enhancement of Downlink NOMA by Combination with GSSK Jin Woo Kim, and Soo Young Shin, Senior Member, IEEE, Victor C.M.Leung Fellow, IEEE arxiv:1804.05611v1 [eess.sp] 16 Apr 2018 Abstract

More information

A Review of Current Routing Protocols for Ad Hoc Mobile Wireless Networks

A Review of Current Routing Protocols for Ad Hoc Mobile Wireless Networks A Review of Current Routing Protocols for Ad Hoc Mobile Wireless Networks Elisabeth M. Royer, Chai-Keong Toh IEEE Personal Communications, April 1999 Presented by Hannu Vilpponen 1(15) Hannu_Vilpponen.PPT

More information

Resume. Research Experience Research assistant of electron-beam lithography system in inter-university semiconductor research center SNU)

Resume. Research Experience Research assistant of electron-beam lithography system in inter-university semiconductor research center SNU) Resume Updated at Aug-08-2005 Name Kyung Rok Kim Date & place of birth Born on February 14, 1976 in Seoul, Republic of KOREA Present occupation Post-Doctoral Researcher Office address Room CISX-302, Center

More information

Introduction. Timing Verification

Introduction. Timing Verification Timing Verification Sungho Kang Yonsei University YONSEI UNIVERSITY Outline Introduction Timing Simulation Static Timing Verification PITA Conclusion 2 1 Introduction Introduction Variations in component

More information

A New High Speed Low Power Performance of 8- Bit Parallel Multiplier-Accumulator Using Modified Radix-2 Booth Encoded Algorithm

A New High Speed Low Power Performance of 8- Bit Parallel Multiplier-Accumulator Using Modified Radix-2 Booth Encoded Algorithm A New High Speed Low Power Performance of 8- Bit Parallel Multiplier-Accumulator Using Modified Radix-2 Booth Encoded Algorithm V.Sandeep Kumar Assistant Professor, Indur Institute Of Engineering & Technology,Siddipet

More information

GPS Sway. Coordinate Converter User Manual. Last Update: 15 Mar 07 GPS Sway Version: GPS Sway Manual 1

GPS Sway. Coordinate Converter User Manual. Last Update: 15 Mar 07 GPS Sway Version: GPS Sway Manual 1 GPS Sway Coordinate Converter User Manual Last Update: 15 Mar 07 GPS Sway Version: 1.0.0 GPS Sway Manual 1 Table of Contents Table of Contents...2 Introduction...3 Installation...3 Installer Version...3

More information

Study on the Transfer Functions for Detecting Windings Displacement of Power Transformers with Impulse Method

Study on the Transfer Functions for Detecting Windings Displacement of Power Transformers with Impulse Method J Electr Eng Technol Vol. 7, No. 6: 876-883, 2012 http://dx.doi.org/10.5370/jeet.2012.7.6.876 ISSN(Print) 1975-0102 ISSN(Online) 2093-7423 Study on the Transfer Functions for Detecting Windings Displacement

More information

Ground Station Design for STSAT-3

Ground Station Design for STSAT-3 Technical Paper Int l J. of Aeronautical & Space Sci. 12(3), 283 287 (2011) DOI:10.5139/IJASS.2011.12.3.283 Ground Station Design for STSAT-3 KyungHee Kim*, Hyochoong Bang*, Jang-Soo Chae**, Hong-Young

More information

Utilization of Multipaths for Spread-Spectrum Code Acquisition in Frequency-Selective Rayleigh Fading Channels

Utilization of Multipaths for Spread-Spectrum Code Acquisition in Frequency-Selective Rayleigh Fading Channels 734 IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 49, NO. 4, APRIL 2001 Utilization of Multipaths for Spread-Spectrum Code Acquisition in Frequency-Selective Rayleigh Fading Channels Oh-Soon Shin, Student

More information

Split Transfer Omitting Redundant Dirty Pages to Accelerate a Virtual Machine Migration

Split Transfer Omitting Redundant Dirty Pages to Accelerate a Virtual Machine Migration IJCSNS International Journal of Computer Science and Network Security, VOL.14 No.11, November 2014 41 Split Transfer Omitting Redundant Dirty Pages to Accelerate a Virtual Machine Migration Jae-Geun Cha,

More information

Design of logic process based low-power 512-bit EEPROM for UHF RFID tag chip

Design of logic process based low-power 512-bit EEPROM for UHF RFID tag chip J. Cent. South Univ. Technol. (2010) 17: 1011 1020 DOI: 10.1007/s11771 010 0592 3 Design of logic process based low-power 512-bit for UHF RFID tag chip JIN Li-yan( 金丽妍 ), LEE J H, HA P B, KIM Y H Department

More information

Study on the Development of High Transfer Robot Additional-Axis for Hot Stamping Press Process

Study on the Development of High Transfer Robot Additional-Axis for Hot Stamping Press Process Study on the Development of High Transfer Robot Additional-Axis for Hot Stamping Press Process Kee-Jin Park1, Seok-Hong Oh2, Eun-Sil Jang1, Byeong-Soo Kim1, and Jin-Dae Kim1 1 Daegu Mechatronics & Materials

More information

A design of 16-bit adiabatic Microprocessor core

A design of 16-bit adiabatic Microprocessor core 194 A design of 16-bit adiabatic Microprocessor core Youngjoon Shin, Hanseung Lee, Yong Moon, and Chanho Lee Abstract A 16-bit adiabatic low-power Microprocessor core is designed. The processor consists

More information

Design and Application of Harmonic Passive Filter

Design and Application of Harmonic Passive Filter Journal of the Korea Academia-Industrial cooperation Society Vol. 13, No. 11 pp. 5397-5402, 2012 http://dx.doi.org/10.5762/kais.2012.13.11.5397 Design and Application of Harmonic Passive Filter Jeong-Chay

More information

Implementation of Memory Less Based Low-Complexity CODECS

Implementation of Memory Less Based Low-Complexity CODECS Implementation of Memory Less Based Low-Complexity CODECS K.Vijayalakshmi, I.V.G Manohar & L. Srinivas Department of Electronics and Communication Engineering, Nalanda Institute Of Engineering And Technology,

More information

Comparison of Receive Signal Level Measurement Techniques in GSM Cellular Networks

Comparison of Receive Signal Level Measurement Techniques in GSM Cellular Networks Comparison of Receive Signal Level Measurement Techniques in GSM Cellular Networks Nenad Mijatovic *, Ivica Kostanic * and Sergey Dickey + * Florida Institute of Technology, Melbourne, FL, USA nmijatov@fit.edu,

More information

OCIS codes: ( ) Optical logic; ( ) lasers, injection-locked.

OCIS codes: ( ) Optical logic; ( ) lasers, injection-locked. Realization of all-optical multi-logic functions and a digital adder with input beam power management for multi-input injection locking in a single-mode Fabry-Pérot laser diode Bikash Nakarmi, * M. Rakib-Uddin,

More information

Time Table International SoC Design Conference

Time Table International SoC Design Conference 04 International SoC Design Conference Time Table A Analog and Mixed-Signal Techniques I DV Digital Circuits and VLSI Architectures ET Emerging technology LP Power Electronics / Energy Harvesting Circuits

More information

Motorized Screen with Masking Installation Manual

Motorized Screen with Masking Installation Manual Motorized Screen with Masking Installation Manual Mounting Dimensions - Small Casing Ceiling Mount - Single Layer - 70-96 (16/9 format) - 70-90 (4/3 format) - 70-100 (2.35 format) PROJECTION SIDE 2.9"

More information

Korean Wave (Hallyu) of Knowledge through Content Curation, Infographics, and Digital Storytelling

Korean Wave (Hallyu) of Knowledge through Content Curation, Infographics, and Digital Storytelling , pp.6-10 http://dx.doi.org/10.14257/astl.2017.143.02 Korean Wave (Hallyu) of Knowledge through Content Curation, Infographics, and Digital Storytelling Seong Hui Park 1, Kyoung Hee Kim 2 1, 2 Graduate

More information

IEEE Broadband Wireless Access Working Group < Framework for Enabling Closed-loop MIMO for OFDMA

IEEE Broadband Wireless Access Working Group <  Framework for Enabling Closed-loop MIMO for OFDMA Project Title Date Submitted IEEE 802.16 Broadband Wireless Access Working Group Framework for Enabling Closed-loop MIMO for OFDMA 2004-11-4 Source(s) Re: Abstract Purpose Wonil

More information

CMC VIDYA SAGAR P. UNIT IV FREQUENCY MANAGEMENT AND CHANNEL ASSIGNMENT Numbering and grouping, Setup access and paging

CMC VIDYA SAGAR P. UNIT IV FREQUENCY MANAGEMENT AND CHANNEL ASSIGNMENT Numbering and grouping, Setup access and paging UNIT IV FREQUENCY MANAGEMENT AND CHANNEL ASSIGNMENT Numbering and grouping, Setup access and paging channels, Channel assignments to cell sites and mobile units, Channel sharing and barrowing, sectorization,

More information

High Performance Tor Experimentation from the Magic of Dynamic ELFs

High Performance Tor Experimentation from the Magic of Dynamic ELFs High Performance Tor Experimentation from the Magic of Dynamic ELFs Justin Tracey 1 Rob Jansen 2 Ian Goldberg 1 1 University of Waterloo 2 U.S. Naval Research Laboratory CSET 2018 Tracey, Jansen, Goldberg

More information

Mixed Reality technology applied research on railway sector

Mixed Reality technology applied research on railway sector Mixed Reality technology applied research on railway sector Yong-Soo Song, Train Control Communication Lab, Korea Railroad Research Institute Uiwang si, Korea e-mail: adair@krri.re.kr Jong-Hyun Back, Train

More information

An All-digital Delay-locked Loop using a Lock-in Pre-search Algorithm for High-speed DRAMs

An All-digital Delay-locked Loop using a Lock-in Pre-search Algorithm for High-speed DRAMs JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.6, DECEMBER, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.6.825 ISSN(Online) 2233-4866 An All-digital Delay-locked Loop using

More information

Sequential Logic Circuits

Sequential Logic Circuits LAB EXERCISE - 5 Page 1 of 6 Exercise 5 Sequential Logic Circuits 1 - Introduction Goal of the exercise The goals of this exercise are: - verify the behavior of simple sequential logic circuits; - measure

More information

AN IMPLEMENTATION OF MULTI-DSP SYSTEM ARCHITECTURE FOR PROCESSING VARIANT LENGTH FRAME FOR WEATHER RADAR

AN IMPLEMENTATION OF MULTI-DSP SYSTEM ARCHITECTURE FOR PROCESSING VARIANT LENGTH FRAME FOR WEATHER RADAR DOI: 10.21917/ime.2018.0096 AN IMPLEMENTATION OF MULTI- SYSTEM ARCHITECTURE FOR PROCESSING VARIANT LENGTH FRAME FOR WEATHER RADAR Min WonJun, Han Il, Kang DokGil and Kim JangSu Institute of Information

More information

The Klickety Handbook. Thomas Davey Hui Ni

The Klickety Handbook. Thomas Davey Hui Ni Thomas Davey Hui Ni 2 Contents 1 Introduction 6 2 How to Play 7 2.1 The Game Screen...................................... 8 3 The KSame Mode 9 4 Interface Overview 10 4.1 Default Keybindings....................................

More information

ECE 172 Digital Systems. Chapter 2 Digital Hardware. Herbert G. Mayer, PSU Status 6/30/2018

ECE 172 Digital Systems. Chapter 2 Digital Hardware. Herbert G. Mayer, PSU Status 6/30/2018 ECE 172 Digital Systems Chapter 2 Digital Hardware Herbert G. Mayer, PSU Status 6/30/2018 1 Syllabus l Term Sharing l Standard Forms l Hazards l Decoders l PLA vs. PAL l PROM l Bibliography 2 Product Term

More information

Capacity of collusion secure fingerprinting a tradeoff between rate and efficiency

Capacity of collusion secure fingerprinting a tradeoff between rate and efficiency Capacity of collusion secure fingerprinting a tradeoff between rate and efficiency Gábor Tardos School of Computing Science Simon Fraser University and Rényi Institute, Budapest tardos@cs.sfu.ca Abstract

More information

Chapter 1 Introduction

Chapter 1 Introduction Chapter 1 Introduction 1.1Motivation The past five decades have seen surprising progress in computing and communication technologies that were stimulated by the presence of cheaper, faster, more reliable

More information

Efficient Anti-Jamming Technique Based on Detecting a Hopping Sequence of a Smart Jammer

Efficient Anti-Jamming Technique Based on Detecting a Hopping Sequence of a Smart Jammer IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 12, Issue 3 Ver. II (May June 2017), PP 118-123 www.iosrjournals.org Efficient Anti-Jamming

More information

Probability-Based Tile Pre-fetching and Cache Replacement Algorithms for Web Geographical Information Systems

Probability-Based Tile Pre-fetching and Cache Replacement Algorithms for Web Geographical Information Systems Probability-Based Tile Pre-fetching and Cache Replacement Algorithms for Web Geographical Information Systems Yong-Kyoon Kang, Ki-Chang Kim, and Yoo-Sung Kim Department of Computer Science & Engineering

More information

This Figure here illustrates the operation for a 2-input OR gate for all four possible input combinations.

This Figure here illustrates the operation for a 2-input OR gate for all four possible input combinations. Course: B.Sc. Applied Physical Science (Computer Science) Year & Sem.: IInd Year, Sem - IIIrd Subject: Computer Science Paper No.: IX Paper Title: Computer System Architecture Lecture No.: 5 Lecture Title:

More information

How (Information Theoretically) Optimal Are Distributed Decisions?

How (Information Theoretically) Optimal Are Distributed Decisions? How (Information Theoretically) Optimal Are Distributed Decisions? Vaneet Aggarwal Department of Electrical Engineering, Princeton University, Princeton, NJ 08544. vaggarwa@princeton.edu Salman Avestimehr

More information

A Study on Performance Evaluation of Mixed Light Shelf Type According to the Angle of Light Shelf

A Study on Performance Evaluation of Mixed Light Shelf Type According to the Angle of Light Shelf Vol. 9, No. 1 (15), pp. - http://dx.doi.org/1.157/ijsh.15.9.1. A Study on Performance Evaluation of Mixed Light Shelf Type According to the Angle of Light Shelf Woori Chae 1.1, Heangwoo Lee.1 and Yongseong

More information

THE COMPARISON REGARDING THD BETWEEN DIFFERENT MODULATION STRATEGIES IN SINGLE-PHASE FLYING CAPACITOR MULTILEVEL PWM INVERTER

THE COMPARISON REGARDING THD BETWEEN DIFFERENT MODULATION STRATEGIES IN SINGLE-PHASE FLYING CAPACITOR MULTILEVEL PWM INVERTER THE COMPARISON REGARDING THD BETWEEN DIFFERENT MODULATION STRATEGIES IN SINGLE-PHASE FLYING CAPACITOR MULTILEVEL PWM INVERTER ADRIAN ŞCHIOP1 Keywords: Modulation strategies, Flying capacitor, Single-phase

More information

2015 년 2 월 10 일 ( 화 )-12 일 ( 목 ), 인천송도컨벤시아. Chip Design Contest Room K ( )

2015 년 2 월 10 일 ( 화 )-12 일 ( 목 ), 인천송도컨벤시아. Chip Design Contest Room K ( ) Chip Design Contest Room K (102+103) 2015 년 2 월 11 일 ( 수 ) 09:00-17:20 CDC001 CDC002 CDC003 CDC004 CDC005 CDC006 CDC007 CDC008 Comparison between CMOS and Nano-Electromechanical (NEM) Switches Yong Jun

More information

PCB Design Guidelines for Reduced EMI

PCB Design Guidelines for Reduced EMI PCB Design Guidelines for Reduced EMI Guided By: Prof. Ruchi Gajjar Prepared By: Shukla Jay (13MECE17) Outline Power Distribution for Two-Layer Boards Gridding Power Traces on Two-Layer Boards Ferrite

More information