Sang-Phil Lim Sungkyunkwan University. Sang-Won Lee Sungkyunkwan University. Bongki Moon University of Arizona
|
|
- Nicholas Ramsey
- 6 years ago
- Views:
Transcription
1 Sang-Phil Lim Sungkyunkwan University Sang-Won Lee Sungkyunkwan University Bongki Moon University of Arizona
2 Table of Contents Mo.va.on Background NAND Flash Memory and Flash Transla>on Layer (FTL) FAST FTL and OLTP Write Pa?erns FASTer FTL for OLTP Applica.ons Performance Evalua.on Conclusion and Future Work
3 Mo.va.on FAST FTL [Sang- Won Lee et al, ACM TECS 07] Originally designed for random writes FAST has been cri.cized [DFTL: Aayush Gupta et al, ASPLOS 09, LAST: Sungjin Lee et al, SPEED 08] With 3% log space, performance and fluctua>on No special mechanism for hot/cold separa>on A large scale flash SSD For be\er performance, it can employ larger log space Revisit FAST with OLTP workloads Cost compe>>veness
4 Background : NAND Flash Memory NAND Flash memory organiza.on & chip- level performance Flash Chip Block 0 Limita.ons Block 1 Page 0 Page 1 Page m- 1 Block n- 1 Erase- before- write : No in- place update Data can only be wri\en sequen>ally Block wears out a`er 100K erases Media NAND Flash [1] HDD [2] Access latency Read Write Erase 25us (2KB) 12.7ms (2KB) 200us (2KB) 13.7ms (2KB) 1,500us (128KB) [1] : Samsung Large- block SLC NAND (K9WAG08U1A) [2] : Seagate 7200rpm Hard Disk (ST380011A) -
5 Background : NAND Flash Memory Erase- before- write limita.on Flash Memory New write (2KB) : 0.2ms Overwrite (2KB) 63 page copy- backs 1 new page write 1 old block erase 16ms ( > 80x new page write)
6 Background : Flash Transla.on Layer(FTL) A sotware layer that allows the flash memory to look like a HDD Address mapping : logical to physical Garbage collec>on & power- off recovery Wear- leveling & bad block management etc. Read Read File System Mismatch Write Write Erase Low- level Device Driver Read File System FTL Write Low- level Device Driver Popular FTL algorithms FMAX, BAST, FAST, Super block, LAST DFTL, DAC, etc... Flash memory Flash memory
7 FAST FTL A popular log- based FTL [Sang- Won Lee et al, ACM TECS 07] FAST FTL is designed for small random writes Sectors from one logical block can be mapped to any log block Flash Memory Original Data Blocks Log Blocks
8 FAST FTL vs. Temporal Locality FAST FTL can handle temporal locality without any overhead f or iden>fying hot/cold- ness Free block becomes a new log block Invalidate old data Merge for the vali d pages vic>m Log area : Hot page : Warm page : Cold page : Invalid page : valid page Merge opera.on (individual) Search all valid pages 64 page copy- backs (to free block) Replace the free block to new data block 1 old data block erase 16ms ( > 80x new page write)
9 Write Pa?erns in OLTP applica.ons Randomly sca\ered over a large address space Write skewed : non- uniformly distributed access frequencies
10 Impact of Write Intervals on FTLs We classified the pages using the concept of write interval Hot/Warm/Cold page Temporal locality in OLTP workload OLTP write pa\erns may match well for FAST FTL Write interval vs. log window size? 500K 200K 100K
11 Cri.cism of FAST FTL FAST FTL is cri.cized in DFTL [Aayush Gupta et al, ASPLOS `09] They said... FAST dose not provide any special mechanism to handle tempor al locality in random streams. With 3% log space, FAST shows poor performance and high varia>on
12 Impact of log window size in FAST FTL With larger log space, FAST can exploit temporal locality! Trade- off : manufacturing cost vs. throughput Low merge cost High merge cost
13 FASTer FTL : Introduc.on FASTer FTL for OLTP workloads A new FTL scheme which is enhancement of FAST FTL Be\er performance than FAST Uniform response >me Main key ideas Second chance policy Isola>on area
14 FASTer FTL : Key ideas 1) Second chance policy Free block becomes a new log block vic>m Log area : Hot page : Warm page : Cold page : Invalid page Con>nue to new writes Give a second chance, i nstead of merging Cons. 3 page copy- backs (decrease log block u>liza>on) We can get more chances to skip merge op. for the warm pages Free block Pros. (= skip merges for the warm pages) Avoid 2 x (64 page copy- backs) Avoid 2 old data block erases : valid page Pros. >> Cons.
15 FASTer FTL : Key ideas 1) Second chance policy Give the second chance for the warm pages to be invalidated Exploit temporal locality more by doubled log window Pros. & Cons. of second chance policy But, Pros. >> Cons.
16 FASTer FTL : Key ideas 2) Isola.on area Free block becomes a new log block Write buffering for cold pages Mi>gate response >me fluctua>on vic>m Log area Isola.on area : Already received second chance : Not received second chance yet : invalidate page Con>nue to new writes Free block Merge one cold dirty page when a new page write to the log block
17 Performance Evalua.on FASTer shows be?er throughput than others Outperformed FAST by more than 30 percent in elapsed >me Even similar with page- level mapping FTL [A. Kawaguchi et al, TCON 95]
18 Performance Evalua.on FASTer also shows uniform response.me
19 Performance Evalua.on Effect of write skewedness degree c.f) (x/y) means x% of writes are directed to y% of pages.
20 Conclusion and Future Work Recent trends in NAND technology have made SSDs more viab le in the enterprise storage market In this paper, we proposed FASTer FTL as an enhancement of t he FAST FTL In the future, we will explain FASTer FTL more theore>cally an d evaluate with various real workloads
21 Thank you for your a?en.on Ques.ons & Answers
SSD Firmware Implementation Project Lab. #1
SSD Firmware Implementation Project Lab. #1 Sang Phil Lim (lsfeel0204@gmail.com) SKKU VLDB Lab. 2011 03 24 Contents Project Overview Lab. Time Schedule Project #1 Guide FTL Simulator Development Project
More informationBridging the Information Gap Between Buffer and Flash Translation Layer for Flash Memory
2011 IEEE Transactions on Consumer Electronics Bridging the Information Gap Between Buffer and Flash Translation Layer for Flash Memory Xue-liang Liao Shi-min Hu Department of Computer Science and Technology,
More informationA Superblock-based Flash Translation Layer for NAND Flash Memory
A Superblock-based Flash Translation Layer for NAND Flash Memory Jeong-Uk Kang, HeeseungJo, Jin-Soo Kim, Joonwon Lee Korea Advanced Institute of Science and Technology (KAIST) EMSOFT 06, October 22 25,
More informationWAFTL: A Workload Adaptive Flash Translation Layer with Data Partition
WAFTL: A Workload Adaptive Flash Translation Layer with Data Partition Qingsong Wei Bozhao Gong, Suraj Pathak, Bharadwaj Veeravalli, Lingfang Zeng and Kanzo Okada Data Storage Institute, A-STAR, Singapore
More informationEnhancing System Architecture by Modelling the Flash Translation Layer
Enhancing System Architecture by Modelling the Flash Translation Layer Robert Sykes Sr. Dir. Firmware August 2014 OCZ Storage Solutions A Toshiba Group Company Introduction This presentation will discuss
More informationThe Critical Role of Firmware and Flash Translation Layers in Solid State Drive Design
The Critical Role of Firmware and Flash Translation Layers in Solid State Drive Design Robert Sykes Director of Applications OCZ Technology Flash Memory Summit 2012 Santa Clara, CA 1 Introduction This
More informationDiversifying Wear Index for MLC NAND Flash Memory to Extend the Lifetime of SSDs
Diversifying Wear Index for MLC NAND Flash Memory to Extend the Lifetime of SSDs Yeong-Jae Woo Samsung Electronics Co. Hwaseong, South Korea yeongjae.woo@samsung.com Jin-Soo Kim Sungkyunkwan University
More informationApplication-Managed Flash Sungjin Lee, Ming Liu, Sangwoo Jun, Shuotao Xu, Jihong Kim and Arvind
Application-Managed Flash Sungjin Lee, Ming Liu, Sangwoo Jun, Shuotao Xu, Jihong Kim and Arvind Massachusetts Institute of Technology Seoul National University 14th USENIX Conference on File and Storage
More informationGreedy FTL. Jinyong Ha Computer Systems Laboratory Sungkyunkwan University
Greedy FTL Jinyong Ha (Jinyongha@csl.skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Contents DRAM Controller FTL Metadata Garbage Collection Power-Off Recovery Greedy
More informationImproving MLC flash performance and endurance with Extended P/E Cycles
Improving MLC flash performance and endurance with Extended P/E Cycles Fabio Margaglia Johannes Gutenberg-Universität Mainz, Germany Email: margagl@uni-mainz.de André Brinkmann Johannes Gutenberg-Universität
More informationNAND Structure Aware Controller Framework
NAND Structure Aware Controller Framework mengxin@derastorage.com Santa Clara, CA 1 Outline The Challenges of NAND Flash Adaptive Error Mitigation by means of NAND Structure Aware Noise Cells Repair Dynamic
More informationNetApp Sizing Guidelines for MEDITECH Environments
Technical Report NetApp Sizing Guidelines for MEDITECH Environments Brahmanna Chowdary Kodavali, NetApp March 2016 TR-4190 TABLE OF CONTENTS 1 Introduction... 4 1.1 Scope...4 1.2 Audience...5 2 MEDITECH
More informationA fully digital clock and data recovery with fast frequency offset acquisition technique for MIPI LLI applications
LETTER IEICE Electronics Express, Vol.10, No.10, 1 7 A fully digital clock and data recovery with fast frequency offset acquisition technique for MIPI LLI applications June-Hee Lee 1, 2, Sang-Hoon Kim
More informationCloudSense. Con%nuous Fine- Grain Cloud Monitoring with Compressive Sensing. H. T. Kung, Chit- Kwan Lin, Dario Vlah
CloudSense Con%nuous Fine- Grain Cloud Monitoring with Compressive Sensing H. T. Kung, Chit- Kwan Lin, Dario Vlah Monitoring and Performance Cloud monitoring and performance can be in%mately related Finer-
More informationWiSync: An Architecture for Fast Synchroniza5on through On- Chip Wireless Communica5on
WiSync: An Architecture for Fast Synchroniza5on through On- Chip Wireless Communica5on Sergi Abadal (abadal@ac.upc.edu) Albert Cabellos- Aparicio, Eduard Alarcón, Josep Torrellas UPC and UIUC ASPLOS 16
More informationL2: Needs iden+fica+on
L2: Needs iden+fica+on Types of engineering design projects Needs iden+fica+on Research survey Needs and objec+ve statements Capstone design Ricardo Gu3errez- Osuna CSE@TAMU 1 Types of engineering design
More informationAnnouncements. Advanced Digital Integrated Circuits. Project proposals due today. Homework 1. Lecture 8: Gate delays,
EE4 - Spring 008 Advanced Digital Integrated Circuits Lecture 8: Gate delays, Variability Announcements Project proposals due today Title Team members ½ page ~5 references Post it on your EECS web page
More informationNovel Error Recovery Architecture Based on Machine Learning
Novel Error Recovery Architecture Based on Machine Learning Cloud Zeng LITEON/Storage/NVM Lab Flash Memory Summit 2018 Santa Clara, CA 1 Error Recovery Flow Probability Density (Error Bits) FER (Frame
More informationCENG4480 Lecture 04: Analog/Digital Conversions
CENG4480 Lecture 04: Analog/Digital Conversions Bei Yu byu@cse.cuhk.edu.hk (Latest update: October 3, 2018) Fall 2018 1 / 31 Overview Preliminaries Comparator Digital to Analog Conversion (DAC) Analog
More informationNVIDIA SLI AND STUTTER AVOIDANCE:
NVIDIA SLI AND STUTTER AVOIDANCE: A Recipe for Smooth Gaming and Perfect Scaling with Multiple GPUs NVIDIA SLI AND STUTTER AVOIDANCE: Iain Cantlay (Developer Technology Engineer) Lars Nordskog (Developer
More informationEU- US Industry and Academic Co- opera7on on Smart Ci7es. Haydn Thompson THHINK Group
EU- US Industry and cademic Co- opera7on on Smart Ci7es Haydn Thompson THHINK Group The smart ci7es market size is es7mated to grow from USD 312.03 Billion in 2015 to USD 757.74 Billion by 2020 cademia
More informationImproving the Reliability of. NAND Flash, Phase-change RAM and Spin-torque Transfer RAM. Chengen Yang
Improving the Reliability of NAND Flash, Phase-change RAM and Spin-torque Transfer RAM by Chengen Yang A Dissertation Presented in Partial Fulfillment of the Requirements for the Degree Doctor of Philosophy
More informationA Level-Encoded Transition Signaling Protocol for High-Throughput Asynchronous Global Communication
A Level-Encoded Transition Signaling Protocol for High-Throughput Asynchronous Global Communication Peggy B. McGee, Melinda Y. Agyekum, Moustafa M. Mohamed and Steven M. Nowick {pmcgee, melinda, mmohamed,
More informationLecture 19: Design for Skew
Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004 Outline Clock Distribution Clock Skew Skew-Tolerant Circuits Traditional Domino Circuits Skew-Tolerant
More informationHigh-Speed Analog to Digital Converters. ELCT 1003:High Speed ADCs
High-Speed Analog to Digital Converters Ann Kotkat Barbara Georgy Mahmoud Tantawi Ayman Sakr Heidi El-Feky Nourane Gamal 1 Outline Introduction. Process of ADC. ADC Specifications. Flash ADC. Pipelined
More informationRhythm Analysis in Music
Rhythm Analysis in Music EECS 352: Machine Percep;on of Music & Audio Zafar Rafii, Winter 24 Some Defini;ons Rhythm movement marked by the regulated succession of strong and weak elements, or of opposite
More informationIntroduc)on to Computer Networks
Introduc)on to Computer Networks COSC 4377 Lecture 20 Spring 2012 April 4, 2012 Announcements HW9 due this week HW10 out HW11 and HW12 coming soon! Student presenta)ons HW9 Capture packets using Wireshark
More informationRANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM
RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM Fengbin Tu, Weiwei Wu, Shouyi Yin, Leibo Liu, Shaojun Wei Institute of Microelectronics Tsinghua University The 45th International
More informationTable of Contents. In the examinaon of the portfolio theory, the. The successful posioning of a brand implies at. Articles.
International Scientific Conference Economic Cooperation in South-Eastern Europe: Problems and Prospects Articles Risk Management of the Portfolio of Securities Using the Optimal Hedging Acad. Ivan Popchev,
More informationA Bottom-Up Approach to on-chip Signal Integrity
A Bottom-Up Approach to on-chip Signal Integrity Andrea Acquaviva, and Alessandro Bogliolo Information Science and Technology Institute (STI) University of Urbino 6029 Urbino, Italy acquaviva@sti.uniurb.it
More informationFall 2015 COMP Operating Systems. Lab #7
Fall 2015 COMP 3511 Operating Systems Lab #7 Outline Review and examples on virtual memory Motivation of Virtual Memory Demand Paging Page Replacement Q. 1 What is required to support dynamic memory allocation
More informationProvide input and learn more about the study at
9/12/17 Building Data Acumen (recording posted) 9/19/17 Incorpora4ng Real-World Applica4ons (recording posted) 9/26/17 Faculty Training and Curriculum Development (recording posted) 10/3/17 Communica4on
More informationCOTSon: Infrastructure for system-level simulation
COTSon: Infrastructure for system-level simulation Ayose Falcón, Paolo Faraboschi, Daniel Ortega HP Labs Exascale Computing Lab http://sites.google.com/site/hplabscotson MICRO-41 tutorial November 9, 28
More informationUsing Signaling Rate and Transfer Rate
Application Report SLLA098A - February 2005 Using Signaling Rate and Transfer Rate Kevin Gingerich Advanced-Analog Products/High-Performance Linear ABSTRACT This document defines data signaling rate and
More informationData Storage Using a Non-integer Number of Bits per Cell
Data Storage Using a Non-integer Number of Bits per Cell Naftali Sommer June 21st, 2017 The Conventional Scheme Information is stored in a memory cell by setting its threshold voltage 1 bit/cell - Many
More informationExercise 3: Sound volume robot
ETH Course 40-048-00L: Electronics for Physicists II (Digital) 1: Setup uc tools, introduction : Solder SMD Arduino Nano board 3: Build application around ATmega38P 4: Design your own PCB schematic 5:
More informationAnalog-to-Digital i Converters
CSE 577 Spring 2011 Analog-to-Digital i Converters Jaehyun Lim, Kyusun Choi Department t of Computer Science and Engineering i The Pennsylvania State University ADC Glossary DNL (differential nonlinearity)
More informationDigital Repositories, Publishing and Scholarship
Providence College From the SelectedWorks of Mark J Caprio 2011 Digital Repositories, Publishing and Scholarship Mark J Caprio, Providence College Available at: https://works.bepress.com/mark_caprio/15/
More informationPower and Area Efficient Column-Parallel ADC Architectures for CMOS Image Sensors
Power and Area Efficient Column-Parallel ADC Architectures for CMOS Image Sensors Martijn Snoeij 1,*, Albert Theuwissen 1,2, Johan Huijsing 1 and Kofi Makinwa 1 1 Delft University of Technology, The Netherlands
More informationThe book has excellent descrip/ons of this topic. Please read the book before watching this lecture. The reading assignment is on the website.
5//22 Digital Logic Design Introduc/on to Computer Architecture David Black- Schaffer Contents 2 Combina3onal logic Gates Logic Truth tables Truth tables Gates (Karnaugh maps) Common components: Mul/plexors,
More informationTroubleshooting the Stencil Printing Process
Troubleshooting the Stencil Printing Process Chrys Shea, Shea Engineering Services Sponsored by: Topics Prin-ng Solder paste proper4es Key elements of the process Inspec-ng Phase Shi: Interferometry Typical
More informationTuesday, March 1st, 9:15 11:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo.
Nyquist Analog to Digital it Converters Tuesday, March 1st, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo 3.1 Introduction 3.1.1 DAC applications
More informationSection 1: Data (Major Concept Review)
Section 1: Data (Major Concept Review) Individuals = the objects described by a set of data variable = characteristic of an individual weight height age IQ hair color eye color major social security #
More informationProgramming an Othello AI Michael An (man4), Evan Liang (liange)
Programming an Othello AI Michael An (man4), Evan Liang (liange) 1 Introduction Othello is a two player board game played on an 8 8 grid. Players take turns placing stones with their assigned color (black
More informationOn-silicon Instrumentation
On-silicon Instrumentation An approach to alleviate the variability problem Peter Y. K. Cheung Department of Electrical and Electronic Engineering 18 th March 2014 U. of York How we started (in 2006)!
More informationEconomic Impact of Kigali Ratification & Implementation. May 3, 2018
Economic Impact of Kigali Ratification & Implementation May 3, 2018 US Industry Segments (Fluorocarbons) Fluorocarbons are used in commercial HVAC, residen5al HVAC, commercial refrigera5on, household appliances,
More informationDAC Compiler Techniques to Reduce Synchroniza8on Overhead of GPU Redundant Mul8threading. Speaker: Manish Gupta Ψ
DAC 2017 Compiler Techniques to Reduce Synchroniza8on Overhead of GPU Redundant Mul8threading Speaker: Manish Gupta Ψ Daniel Lowell*, John Kalama7anos*, Steven Raasch*, Vilas Sridharan* Dean Tullsen Ψ,
More informationAdvanced Analytics: Plant a (decision) TREE and save the world*!
Advanced Analytics: Plant a (decision) TREE and save the world*! Vivek Nair North Carolina State University vivekaxl@gmail.com vivekaxl.com * Configure software using less resources Most Valuable Point
More informationArchitecture of Computers and Parallel Systems Part 9: Digital Circuits
Architecture of Computers and Parallel Systems Part 9: Digital Circuits Ing. Petr Olivka petr.olivka@vsb.cz Department of Computer Science FEI VSB-TUO Architecture of Computers and Parallel Systems Part
More information01 Introduction Technological trends and Market expectations. Technological trends Market expectations Design issues. Integrated circuits
01 Introduction 01.01 Technological trends and Market expectations Technological trends Market expectations Design issues alessandro bogliolo isti information science and technology institute 1/18 Integrated
More informationUSER'S GUIDE ODiSI-B. User's Guide ODiSI-B. Version ODiSI-B Users Guide
USER'S GUIDE ODiSI-B User's Guide ODiSI-B Version 5.2.1 Many regions prohibit the disposal of WEEE (Waste Electrical and Electronic Equipment) in the normal waste stream, to comply with the Restriction
More informationPolitecnico di Milano Advanced Network Technologies Laboratory. Beyond Standard MAC Sublayer
Politecnico di Milano Advanced Network Technologies Laboratory Beyond Standard 802.15.4 MAC Sublayer MAC Design Approaches o Conten&on based n Allow collisions n O2en CSMA based (SMAC, STEM, Z- MAC, GeRaF,
More informationMelanie Agnew, University of Wisconsin, U.S.A. Rhonda Friesen, University of Manitoba, Canada Douglas Proctor, University of Melbourne, Australia
Melanie Agnew, University of Wisconsin, U.S.A. Rhonda Friesen, University of Manitoba, Canada Douglas Proctor, University of Melbourne, Australia Introductions Who we are and why we are here. Who you are
More informationHigh-Speed Stochastic Circuits Using Synchronous Analog Pulses
High-Speed Stochastic Circuits Using Synchronous Analog Pulses M. Hassan Najafi and David J. Lilja najaf@umn.edu, lilja@umn.edu Department of Electrical and Computer Engineering, University of Minnesota,
More informationMore on recursion. Fundamentals of Computer Science Keith Vertanen
More on recursion Fundamentals of Computer Science Keith Vertanen Recursion A method calling itself Overview A new way of thinking about a problem A powerful programming paradigm Examples: Last @me: Factorial,
More informationII Year (04 Semester) EE6403 Discrete Time Systems and Signal Processing
Class Subject Code Subject II Year (04 Semester) EE6403 Discrete Time Systems and Signal Processing 1.CONTENT LIST: Introduction to Unit I - Signals and Systems 2. SKILLS ADDRESSED: Listening 3. OBJECTIVE
More informationRevisiting Dynamic Thermal Management Exploiting Inverse Thermal Dependence
Revisiting Dynamic Thermal Management Exploiting Inverse Thermal Dependence Katayoun Neshatpour George Mason University kneshatp@gmu.edu Amin Khajeh Broadcom Corporation amink@broadcom.com Houman Homayoun
More informationAndrei Behel AC-43И 1
Andrei Behel AC-43И 1 History The game of Go originated in China more than 2,500 years ago. The rules of the game are simple: Players take turns to place black or white stones on a board, trying to capture
More informationCIS009-2, Mechatronics Signals & Motors
CIS009-2, Signals & Motors Bedfordshire 13 th December 2012 Outline 1 2 3 4 5 6 7 8 3 Signals Two types of signals exist: 4 Bedfordshire 52 Analogue signal In an analogue signal voltages and currents continuously
More informationLecture 18. BUS and MEMORY
Lecture 18 BUS and MEMORY Slides of Adam Postula used 12/8/2002 1 SIGNAL PROPAGATION FROM ONE SOURCE TO MANY SINKS A AND XOR Signal le - FANOUT = 3 AND AND B BUS LINE Signal Driver - Sgle Source Many Sks
More informationCS434/534: Topics in Networked (Networking) Systems
CS434/534: Topics in Networked (Networking) Systems Wireless Foundation: Wireless Mesh Networks Yang (Richard) Yang Computer Science Department Yale University 08A Watson Email: yry@cs.yale.edu http://zoo.cs.yale.edu/classes/cs434/
More informationPhysical Synthesis of Bus Matrix for High Bandwidth Low Power On-chip Communications
Physical Synthesis of Bus Matrix for High Bandwidth Low Power On-chip Communications Renshen Wang 1, Evangeline Young 2, Ronald Graham 1 and Chung-Kuan Cheng 1 1 University of California San Diego 2 The
More informationSpace Environment Impacts on Geosta2onary Communica2ons Satellites
Space Environment Impacts on Geosta2onary Communica2ons Satellites Thesis Proposal Defense Whitney Q. Lohmeyer Commi@ee Chair: Kerri Cahoy May 6, 2013 Military COMSAT aler Environmental Tes2ng [1] 2 Problem
More informationUniversity of Bristol - Explore Bristol Research. Peer reviewed version. Link to published version (if available): /VETECF.2011.
Vatsikas, S., Armour, SMD., De Vos, M., & Lewis, T. (2011). A fast and fair algorithm for distributed subcarrier allocation using coalitions and the Nash bargaining solution. In IEEE Vehicular Technology
More informationSystema(c Innova(on and Product Development
Systema(c Innova(on and Product Development David Quimby / Virtual Coast dhquimby@virtualcoast.com Prod Con 2017 5/8/2017 1 Systema(c Innova(on and Product Development Doug Engelbart didn t invent the
More informationLecture 6: Electronics Beyond the Logic Switches Xufeng Kou School of Information Science and Technology ShanghaiTech University
Lecture 6: Electronics Beyond the Logic Switches Xufeng Kou School of Information Science and Technology ShanghaiTech University EE 224 Solid State Electronics II Lecture 3: Lattice and symmetry 1 Outline
More informationTest System for Discrete Track Recording (DTR)
Test System for Discrete Track Recording (DTR) Digital Decoder for Drive Servo with Programmable Parameters Amplitude and Phase Servo Decoding Servo Signal Analog bandwidth up to 250 MHz 1 Automatic Media
More informationLecture 3: Modulation & Clock Recovery. CSE 123: Computer Networks Alex C. Snoeren
Lecture 3: Modulation & Clock Recovery CSE 123: Computer Networks Alex C. Snoeren Lecture 3 Overview Signaling constraints Shannon s Law Nyquist Limit Encoding schemes Clock recovery Manchester, NRZ, NRZI,
More informationWe ve looked at timing issues in combinational logic Let s now examine timing issues we must deal with in sequential circuits
Basic Timing Issues We ve looked at timing issues in combinational logic Let s now examine timing issues we must deal with in sequential circuits The fundamental timing issues we considered then apply
More informationProBeam: A Prac,cal Mul,cell Beamforming System for Small- cell Networks
ProBeam: A Prac,cal Mul,cell Beamforming System for Small- cell Networks Jongwon Yoon Karthik Sundaresan Mohammad Khojastepour U. Wisconsin- Madison NEC Labs NEC Labs Sampath Rangarajan NEC Labs Suman
More informationExtending NAND Endurance with Advanced Controller Technology
Extending NAND Endurance with Advanced Controller Technology Wei Lin System Architect, Phison wei_lin@phison.com PHISON s presentation contains forward-looking statements subject to significant risks and
More informationV2018 SPINSTAND AND NEW SERVO-8 SYSTEM
34 http://www.guzik.com/products/head-and-media-disk-drive-test/spinstands/ V2018 SPINSTAND AND NEW SERVO-8 SYSTEM Designed for Automated High-TPI HGA Volume Testing Up to 1300 ktpi Estimated Capability
More informationAnalogue to Digital Conversion
Analogue to Digital Conversion Turns electrical input (voltage/current) into numeric value Parameters and requirements Resolution the granularity of the digital values Integral NonLinearity proportionality
More informationWhat Every Residential Integrator Needs To Know About 70-Volt Systems
P R E S E N T S What Every Residential Integrator Needs To Know About 70-Volt Systems NEAR is a Division of Bogen Communications, Inc. 70V A Bad Reputation Typically 70V systems have poor sound Usually
More informationi1800 Series Scanners
i1800 Series Scanners Scanning Setup Guide A-61580 Contents 1 Introduction................................................ 1-1 About this manual........................................... 1-1 Image outputs...............................................
More informationEncoding and Framing
Encoding and Framing EECS 489 Computer Networks http://www.eecs.umich.edu/~zmao/eecs489 Z. Morley Mao Tuesday Nov 2, 2004 Acknowledgement: Some slides taken from Kurose&Ross and Katz&Stoica 1 Questions
More informationIntroduc)on to Ar)ficial Intelligence
Introduc)on to Ar)ficial Intelligence Lecture 4 Adversarial search CS/CNS/EE 154 Andreas Krause Projects! Recita)ons: Thursday 4:30pm 5:30pm, Annenberg 107! Details about projects! Will also be posted
More information5096 FIRMWARE ENHANCEMENTS
Document Number A100745 Version No.: 4.4.1 Effective Date: January 30, 2006 Initial Release: September 19, 2005 1. Fixed display of logged memory date and time broken in version 4.3. 2. Allow time samples
More informationSymbol Timing Recovery for Low-SNR Partial Response Recording Channels
Symbol Timing Recovery for Low-SNR Partial Response Recording Channels Jingfeng Liu, Hongwei Song and B. V. K. Vijaya Kumar Data Storage Systems Center Carnegie Mellon University 5 Forbes Ave Pittsburgh,
More informationEncoding and Framing. Questions. Signals: Analog vs. Digital. Signals: Periodic vs. Aperiodic. Attenuation. Data vs. Signal
Questions Encoding and Framing Why are some links faster than others? What limits the amount of information we can send on a link? How can we increase the capacity of a link? EECS 489 Computer Networks
More informationEECE 321: Computer Organiza5on
EECE 321: Computer Organiza5on Mohammad M. Mansour Dept. of Electrical and Compute Engineering American University of Beirut Lecture 21: Pipelining Processor Pipelining Same principles can be applied to
More informationData Converters. Lecture Fall2013 Page 1
Data Converters Lecture Fall2013 Page 1 Lecture Fall2013 Page 2 Representing Real Numbers Limited # of Bits Many physically-based values are best represented with realnumbers as opposed to a discrete number
More informationRapid Prototyping of Wireless Physical Layer Modules Using Flexible Software/Hardware Design Flow
Rapid Prototyping of Wireless Physical Layer Modules Using Flexible Software/Hardware Design Flow James Chacko jjc652@drexel.edu Cem Sahin cs486@drexel.edu Doug Pfeil dsp36@drexel.edu Dr. Nagarajan Kandasamy
More informationAS-MAC: An Asynchronous Scheduled MAC Protocol for Wireless Sensor Networks
AS-MAC: An Asynchronous Scheduled MAC Protocol for Wireless Sensor Networks By Beakcheol Jang, Jun Bum Lim, Mihail Sichitiu, NC State University 1 Presentation by Andrew Keating for CS577 Fall 2009 Outline
More informationAnalysis of Informa.on - III
Analysis of Informa.on - III Efficiency of Graphic The efficiency of a graphic is determined as: To obtain a correct and complete answer to a given ques.on, all other things being equal, one graphic requires
More informationMath 247: Continuous Random Variables: The Uniform Distribution (Section 6.1) and The Normal Distribution (Section 6.2)
Math 247: Continuous Random Variables: The Uniform Distribution (Section 6.1) and The Normal Distribution (Section 6.2) The Uniform Distribution Example: If you are asked to pick a number from 1 to 10
More informationSpread Spectrum (SS) is a means of transmission in which the signal occupies a
SPREAD-SPECTRUM SPECTRUM TECHNIQUES: A BRIEF OVERVIEW SS: AN OVERVIEW Spread Spectrum (SS) is a means of transmission in which the signal occupies a bandwidth in excess of the minimum necessary to send
More informationIAIP: INTELLIGENT SYSTEMS APPLIED TO INDUSTRIAL PROCESSES SPECIAL SESSION AT INTELLI 2017
IAIP: INTELLIGENT SYSTEMS APPLIED TO INDUSTRIAL PROCESSES SPECIAL SESSION AT INTELLI 2017 Chair and Organizer: Dr. Antonio Martín July 2017 - Nice, France We can do following ques2ons. Are digital factories
More informationi800 Series Scanners Image Processing Guide User s Guide A-61510
i800 Series Scanners Image Processing Guide User s Guide A-61510 ISIS is a registered trademark of Pixel Translations, a division of Input Software, Inc. Windows and Windows NT are either registered trademarks
More informationPerformance Evaluation of Bit Division Multiplexing combined with Non-Uniform QAM
Performance Evaluation of Bit Division Multiplexing combined with Non-Uniform QAM Hugo Méric Inria Chile - NIC Chile Research Labs Santiago, Chile Email: hugo.meric@inria.cl José Miguel Piquer NIC Chile
More informationEE241 - Spring 2004 Advanced Digital Integrated Circuits. Announcements. Borivoje Nikolic. Lecture 15 Low-Power Design: Supply Voltage Scaling
EE241 - Spring 2004 Advanced Digital Integrated Circuits Borivoje Nikolic Lecture 15 Low-Power Design: Supply Voltage Scaling Announcements Homework #2 due today Midterm project reports due next Thursday
More informationPHYS871 Clinical Imaging Applica>ons Dr Steve Barre* April 2016
PHYS871 Clinical Imaging Applica>ons Dr Steve Barre* April 2016 PHYS871 Clinical Imaging Applica4ons / MIASMA 1 Introduc>on Microscopy Image Analysis So=ware for Medical Applica4ons What is MIASMA? A brief
More informationEmpirical Performance of Self- calibra2ng WiFi Loca2on Systems. Daniel Turner Stefan Savage Alex C. Snoeren UCSD 10/05/2011
Empirical Performance of Self- calibra2ng WiFi Loca2on Systems Daniel Turner Stefan Savage Alex C. Snoeren UCSD 10/05/2011 Localiza2on Outdoors GPS tells us where we are outdoors GPS + smart phone Localiza2on
More informationComparing the State Estimates of a Kalman Filter to a Perfect IMM Against a Maneuvering Target
14th International Conference on Information Fusion Chicago, Illinois, USA, July -8, 11 Comparing the State Estimates of a Kalman Filter to a Perfect IMM Against a Maneuvering Target Mark Silbert and Core
More informationEE 330 Lecture 12. Devices in Semiconductor Processes. Diodes
EE 330 Lecture 12 Devices in Semiconductor Processes Diodes Guest Lecture: Joshua Abbott Non Volatile Product Engineer Micron Technology NAND Memory: Operation, Testing and Challenges Intro to Flash Memory
More informationHolistic View of Lithography for Double Patterning. Skip Miller ASML
Holistic View of Lithography for Double Patterning Skip Miller ASML Outline Lithography Requirements ASML Holistic Lithography Solutions Conclusions Slide 2 Shrink Continues Lithography keeps adding value
More informationFPGA-2012 Pre-Conference Workshop: FPGAs in 2032: Challenges and Opportunities
FPGA-2012 Pre-Conference Workshop: FPGAs in 2032: Challenges and Opportunities Shep Siegel Atomic Rules LLC 1 Agenda Pre-History: Our Future from our Past How Specialization Changed Us Why Research Matters
More informationThis exam is closed book and closed notes. (You will have access to a copy of the Table of Common Distributions given in the back of the text.
TEST #1 STA 5326 September 25, 2008 Name: Please read the following directions. DO NOT TURN THE PAGE UNTIL INSTRUCTED TO DO SO Directions This exam is closed book and closed notes. (You will have access
More informationA Comparative Study of Quality of Service Routing Schemes That Tolerate Imprecise State Information
A Comparative Study of Quality of Service Routing Schemes That Tolerate Imprecise State Information Xin Yuan Wei Zheng Department of Computer Science, Florida State University, Tallahassee, FL 330 {xyuan,zheng}@cs.fsu.edu
More informationECE473 Computer Architecture and Organization. Pipeline: Introduction
Computer Architecture and Organization Pipeline: Introduction Lecturer: Prof. Yifeng Zhu Fall, 2015 Portions of these slides are derived from: Dave Patterson UCB Lec 11.1 The Laundry Analogy Student A,
More information