Application-Managed Flash Sungjin Lee, Ming Liu, Sangwoo Jun, Shuotao Xu, Jihong Kim and Arvind
|
|
|
- Britney Norman
- 5 years ago
- Views:
Transcription
1 Application-Managed Flash Sungjin Lee, Ming Liu, Sangwoo Jun, Shuotao Xu, Jihong Kim and Arvind Massachusetts Institute of Technology Seoul National University 14th USENIX Conference on File and Storage Technologies February 22-25, 2016
2 NAND Flash and FTL NAND flash SSDs have become the preferred storage devices in consumer electronics and datacenters FTL plays an important role in flash management The principal virtue of FTL is providing interoperability with the existing block I/O abstraction Host System bases File-systems KV Store Block I/O Layer Flash Device NAND Flash 2
3 NAND Flash and FTL NAND flash SSDs have become the preferred storage devices in consumer electronics and datacenters FTL plays an important role in flash management The principal virtue of FTL is providing interoperability with the existing block I/O abstraction Host System bases File-systems KV Store Block I/O Layer Flash Device Overwriting restriction Asymmetric I/O operation Limited P/E cycles Bad blocks NAND Flash 2
4 NAND Flash and FTL NAND flash SSDs have become the preferred storage devices in consumer electronics and datacenters FTL plays an important role in flash management The principal virtue of FTL is providing interoperability with the existing block I/O abstraction Host System bases File-systems KV Store Block I/O Layer Flash Device Flash Translation Layer (FTL) NAND Flash 2
5 FTL is a Complex Piece of Software FTL runs complicated firmware algorithms to avoid in-place updates and manage unreliable NAND substrates Host System Flash Device bases File-systems KV Store Block I/O Layer Flash Translation Layer (FTL) NAND Flash 3
6 FTL is a Complex Piece of Software FTL runs complicated firmware algorithms to avoid in-place updates and manage unreliable NAND substrates Flash Translation Layer (FTL) Address Remapping Garbage Collection I/O Scheduling Wear-leveling & Bad-block 3
7 FTL is a Complex Piece of Software FTL runs complicated firmware algorithms to avoid in-place updates and manage unreliable NAND substrates Flash Translation Layer (FTL) Address Remapping Garbage Collection I/O Scheduling Wear-leveling & Bad-block Requires significant hardware resources (e.g., 4 CPUs / 1-4 GB DRAM) Incurs extra I/Os for flash management (e.g., GC) Badly affects the behaviors of host applications 3
8 ..But, Its Functionality is Mostly Useless Many host applications manage underlying storage in a log-like manner, mostly avoiding in-place updates Host System bases File-systems KV Store Block I/O Layer Flash Translation Layer (FTL) Flash Device Address Remapping Garbage Collection I/O Scheduling Wear-leveling & Bad-block NAND Flash 4
9 ..But, Its Functionality is Mostly Useless Many host applications manage underlying storage in a log-like manner, mostly avoiding in-place updates Object-to-storage Remapping Log-structured Host Applications Versioning & Cleaning bases File-systems I/O KV Scheduling Store Duplicate Management Flash Translation Layer (FTL) Address Remapping Garbage Collection I/O Scheduling Wear-leveling & Bad-block 4
10 ..But, Its Functionality is Mostly Useless Many host applications manage underlying storage in a log-like manner, mostly avoiding in-place updates Object-to-storage Remapping Log-structured Host Applications Versioning & Cleaning bases File-systems I/O KV Scheduling Store Duplicate Management Flash Translation Layer (FTL) Address Remapping Garbage Collection I/O Scheduling Wear-leveling & Bad-block 4 This duplicate management not only (1) incurs serious performance penalties but also (2) wastes hardware resources
11 Which Applications??? Which Applications??? 5
12 Which Applications??? SpriteLFS F2FS File Systems WAFL NILFS Btrfs BlueSky HDFS Which Applications??? 5
13 Which Applications??? SpriteLFS F2FS Key-value Stores LevelDB RocksDB LSM-Tree File Systems WAFL Btrfs NILFS Which Applications??? BlueSky HDFS 5
14 Which Applications??? SpriteLFS F2FS Key-value Stores LevelDB RocksDB LSM-Tree File Systems WAFL Btrfs NILFS Which Applications??? BlueSky HDFS FlexVol Storage Virtualization 5
15 Which Applications??? 5 SpriteLFS F2FS Key-value Stores LevelDB RocksDB LSM-Tree File Systems WAFL Btrfs NILFS Which Applications??? FlexVol Storage Virtualization BlueSky HDFS bases RethinkDB Cassandra BigTable LogBase MongoDB Hyder
16 Question: What if we removed FTL from storage devices and allowed host applications to directly manage NAND flash?
17 Application-Managed Flash (AMF) Host Applications (Log-structured) Host System Object-to-storage Remapping Versioning & Cleaning I/O Scheduling Block I/O Layer Flash Device Flash Translation Layer (FTL) Address Remapping Garbage Collection I/O Scheduling Wear-leveling & Bad-block NAND Flash 7
18 Application-Managed Flash (AMF) Light-weight Flash Translation Layer NAND Flash (1) The device runs essential device management algorithms - Manages unreliable NAND flash and hides internal storage architectures 7
19 Application-Managed Flash (AMF) (2) The host runs almost all of the complicated algorithms - Reuse existing algorithms to manage storage devices Log-structured Host Applications Object-to-storage Remapping Versioning & Cleaning I/O Scheduling 7
20 Application-Managed Flash (AMF) AMF Block I/O Layer (AMF I/O) 7 (3) A new AMF block I/O abstraction enables us to separate the roles of the host and the device
21 AMF Block I/O Abstraction (AMF I/O) AMF I/O is similar to a conventional block I/O interface A linear array of fixed-size sectors (e.g., 4 KB) with existing I/O primitives (e.g., READ and WRITE) Host Applications Host System Flash Device AMF Block I/O Layer 8
22 AMF Block I/O Abstraction (AMF I/O) AMF I/O is similar to a conventional block I/O interface A linear array of fixed-size sectors (e.g., 4 KB) with existing I/O primitives (e.g., READ and WRITE) Host Applications A logical layout exposed to applications READ and WRITE Sector (4KB) Host System Flash Device AMF Block I/O Layer 8
23 AMF Block I/O Abstraction (AMF I/O) AMF I/O is similar to a conventional block I/O interface A linear array of fixed-size sectors (e.g., 4 KB) with existing I/O primitives (e.g., READ and WRITE) Minimize changes in existing host applications Host Applications A logical layout exposed to applications READ and WRITE Sector (4KB) Host System Flash Device AMF Block I/O Layer 8
24 Append-only : a group of 4 KB sectors (e.g., several MB) A unit of free-space allocation and free-space reclamation Append-only: overwrite of data is prohibited Host Applications (MB) Host System Flash Device AMF Block I/O Layer 9
25 Append-only : a group of 4 KB sectors (e.g., several MB) A unit of free-space allocation and free-space reclamation Append-only: overwrite of data is prohibited Host Applications Appending new data (WRITE) (MB) Host System Flash Device AMF Block I/O Layer 9
26 Append-only : a group of 4 KB sectors (e.g., several MB) A unit of free-space allocation and free-space reclamation Append-only: overwrite of data is prohibited Host Applications Overwrite (MB) Host System Flash Device AMF Block I/O Layer 9
27 Append-only : a group of 4 KB sectors (e.g., several MB) A unit of free-space allocation and free-space reclamation Append-only: overwrite of data is prohibited Host Applications TR (MB) Host System Flash Device AMF Block I/O Layer 9
28 Append-only : a group of 4 KB sectors (e.g., several MB) A unit of free-space allocation and free-space reclamation Append-only: overwrite of data is prohibited Host Applications Appending (MB) Host System Flash Device AMF Block I/O Layer 9
29 Append-only : a group of 4 KB sectors (e.g., several MB) A unit of free-space allocation and free-space reclamation Append-only: overwrite of data is prohibited Host Applications Appending (MB) Host System Flash Device AMF Block I/O Layer Only sequential writes with no in-place updates Minimize the functionality of the FTL 9
30 Case Study with AMF 10 SpriteLFS F2FS Key-value Stores LevelDB RocksDB LSM-Tree File Systems WAFL Btrfs NILFS Which Applications??? FlexVol Storage Virtualization BlueSky HDFS bases RethinkDB Cassandra BigTable LogBase MongoDB Hyder
31 Case Study with AMF 10 SpriteLFS F2FS Key-value Stores LevelDB RocksDB LSM-Tree File Systems WAFL Btrfs NILFS Which Applications??? FlexVol Storage Virtualization BlueSky HDFS bases RethinkDB Cassandra BigTable LogBase MongoDB Hyder
32 Case Study with File System Host Applications (Log-structured) AMF Log-structured File System (ALFS) Object-to-storage Remapping Versioning & Cleaning (based on F2FS) I/O Scheduling Host System Flash Device AMF Block I/O Layer AMF Flash Translation Layer (AFTL) -level Address Remapping Wear-leveling & Bad-block NAND Flash 11
33 Case Study with File System Host Applications (Log-structured) AMF Log-structured File System (ALFS) Object-to-storage Remapping Versioning & Cleaning (based on F2FS) I/O Scheduling Host System Flash Device AMF Block I/O Layer AMF Flash Translation Layer (AFTL) -level Address Remapping Wear-leveling & Bad-block NAND Flash 11
34 Case Study with File System Host Applications (Log-structured) AMF Log-structured File System (ALFS) Object-to-storage Remapping Versioning & Cleaning (based on F2FS) I/O Scheduling Host System Flash Device AMF Block I/O Layer AMF Flash Translation Layer (AFTL) -level Address Remapping Wear-leveling & Bad-block NAND Flash 11
35 AMF Log-structured File System (ALFS) ALFS is based on the F2FS file system 12
36 AMF Log-structured File System (ALFS) ALFS is based on the F2FS file system How did we modify F2FS for ALFS? Eliminate in-place updates F2FS overwrites check-points and inode-map blocks Change the TR policy TR is issued to individual sectors 12
37 AMF Log-structured File System (ALFS) ALFS is based on the F2FS file system How did we modify F2FS for ALFS? Eliminate in-place updates F2FS overwrites check-points and inode-map blocks Change the TR policy TR is issued to individual sectors How many new codes were added? ALFS F2FS 1300 lines <A comparison of source-code lines of F2FS and ALFS>
38 How Conventional LFS (F2FS) Works Check-Point Inode-Map LFS PFTL * PFTL: page-level FTL 13
39 How Conventional LFS (F2FS) Works Check-Point Inode-Map LFS PFTL Block with 2 pages * PFTL: page-level FTL 13
40 How Conventional LFS (F2FS) Works Check-point and inode-map blocks are overwritten Check-Point Inode-Map LFS PFTL CP * PFTL: page-level FTL 14
41 How Conventional LFS (F2FS) Works Check-point and inode-map blocks are overwritten Check-Point Inode-Map LFS PFTL CP * PFTL: page-level FTL 14
42 How Conventional LFS (F2FS) Works Check-point and inode-map blocks are overwritten Check-Point Inode-Map LFS CP A B C D PFTL * PFTL: page-level FTL 14
43 How Conventional LFS (F2FS) Works Check-point and inode-map blocks are overwritten Check-Point Inode-Map LFS CP A B C D PFTL * PFTL: page-level FTL 14
44 How Conventional LFS (F2FS) Works Check-point and inode-map blocks are overwritten Check-Point Inode-Map LFS CP A B C D PFTL * PFTL: page-level FTL 14
45 How Conventional LFS (F2FS) Works Check-point and inode-map blocks are overwritten Check-Point Inode-Map LFS CP A B C D E B F G PFTL Invalid * PFTL: page-level FTL 14
46 How Conventional LFS (F2FS) Works Check-point and inode-map blocks are overwritten Check-Point Inode-Map LFS CP A B C D E B F G PFTL * PFTL: page-level FTL 14
47 How Conventional LFS (F2FS) Works Check-point and inode-map blocks are overwritten Check-Point Inode-Map LFS CP A B C D E B F G PFTL * PFTL: page-level FTL 14
48 How Conventional LFS (F2FS) Works Check-point and inode-map blocks are overwritten Check-Point Inode-Map LFS CP A B C D E B F G PFTL * PFTL: page-level FTL 14
49 How Conventional LFS (F2FS) Works Check-Point Inode-Map LFS CP A B C D E B F G PFTL CP A B C D CP E B F G CP The FTL appends incoming data to NAND flash * PFTL: page-level FTL 15
50 How Conventional LFS (F2FS) Works Check-Point Inode-Map LFS CP A B C D E B F G PFTL CP A B C D CP E B F G CP The FTL triggers garbage collection * PFTL: page-level FTL 16
51 How Conventional LFS (F2FS) Works Check-Point Inode-Map LFS CP A B C D E B F G PFTL CP A B C D CP E B F G CP A C D E The FTL triggers garbage collection * PFTL: page-level FTL 16
52 How Conventional LFS (F2FS) Works Check-Point Inode-Map LFS CP A B C D E B F G PFTL CP A B C D CP E B F G CP A C D E The FTL triggers garbage collection * PFTL: page-level FTL 16
53 How Conventional LFS (F2FS) Works Check-Point Inode-Map LFS CP A B C D E B F G PFTL CP A B C D CP E B F G CP A C D E The FTL triggers garbage collection: 4 page copies and 4 block erasures * PFTL: page-level FTL 16
54 How Conventional LFS (F2FS) Works Check-Point Inode-Map LFS CP A B C D E B F G PFTL CP A B C D CP E B F G CP A C D E The LFS triggers garbage collection * PFTL: page-level FTL 17
55 How Conventional LFS (F2FS) Works Check-Point Inode-Map LFS CP A B C D E B F G PFTL CP A B C D CP E B F G CP A C D E The LFS triggers garbage collection * PFTL: page-level FTL 17
56 How Conventional LFS (F2FS) Works Check-Point Inode-Map LFS CP A B C D E B F G A C D PFTL CP A B C D CP E B F G CP A C D E A C D The LFS triggers garbage collection * PFTL: page-level FTL 17
57 How Conventional LFS (F2FS) Works Check-Point Inode-Map LFS CP A B C D E B F G A C D PFTL TR CP A B C D CP E B F G CP A C D E A C D The LFS triggers garbage collection * PFTL: page-level FTL 17
58 How Conventional LFS (F2FS) Works Check-Point Inode-Map LFS CP A B C D E B F G A C D PFTL CP A B C D CP E B F G CP A C D E A C D The LFS triggers garbage collection * PFTL: page-level FTL 17
59 How Conventional LFS (F2FS) Works Check-Point Inode-Map LFS CP A B C D E B F G A C D PFTL CP A B C D CP E B F G CP A C D E A C D The LFS triggers garbage collection: 3 page copies * PFTL: page-level FTL 17
60 How ALFS Works Check-Point Inode-Map ALFS AFTL 18
61 How ALFS Works Check-Point Inode-Map ALFS AFTL with 2 flash blocks 18
62 How ALFS Works Check-Point Inode-Map ALFS AFTL 19
63 How ALFS Works Check-Point Inode-Map ALFS AFTL CP CP 19
64 How ALFS Works Check-Point Inode-Map ALFS AFTL CP CP A B C D A B C D 19
65 How ALFS Works Check-Point Inode-Map ALFS CP A B C D AFTL CP A B C D 19
66 How ALFS Works Check-Point Inode-Map ALFS CP CP A B C D AFTL CP CP A B C D 19
67 How ALFS Works Check-Point Inode-Map ALFS CP CP A B C D E B F G AFTL CP CP A B C D E B F G 19
68 How ALFS Works Check-Point Inode-Map ALFS CP CP A B C D E B F G AFTL CP CP A B C D E B F G 19
69 How ALFS Works Check-Point Inode-Map ALFS CP CP CP A B C D E B F G AFTL CP CP CP A B C D E B F G 19
70 How ALFS Works No in-place updates Check-Point Inode-Map ALFS CP CP CP A B C D E B F G AFTL CP CP CP A B C D E B F G 19
71 How ALFS Works No in-place updates Check-Point Inode-Map ALFS CP CP CP A B C D E B F G AFTL CP CP CP A B C D E B F G No obsolete pages GC is not necessary 19
72 How ALFS Works Check-Point Inode-Map ALFS CP CP CP A B C D E B F G AFTL CP CP CP A B C D E B F G The ALFS triggers garbage collection 20
73 How ALFS Works Check-Point Inode-Map ALFS CP CP CP A B C D E B F G AFTL CP CP CP A B C D E B F G The ALFS triggers garbage collection 20
74 How ALFS Works Check-Point Inode-Map ALFS CP CP CP A B C D E B F G A C D AFTL CP CP CP A B C D E B F G A C D The ALFS triggers garbage collection 20
75 How ALFS Works Check-Point Inode-Map ALFS CP CP CP A B C D E B F G A C D AFTL CP CP CP A B C D E B F G A C D The ALFS triggers garbage collection 20
76 How ALFS Works Check-Point Inode-Map ALFS CP CP CP A B C D E B F G A C D AFTL TR CP CP CP A B C D E B F G A C D The ALFS triggers garbage collection 20
77 How ALFS Works Check-Point Inode-Map ALFS CP CP CP A B C D E B F G A C D AFTL CP CP CP A B C D E B F G A C D The ALFS triggers garbage collection: 3 page copies and 2 block erasures 20
78 Comparison of F2FS and AMF F2FS AMF File System PFTL File System 3 page copies 4 copies + 4 erasures 3 copies + 2 erasures 7 copies + 4 erasures 3 copies + 2 erasures 21
79 Comparison of F2FS and AMF Duplicate Management F2FS AMF File System PFTL File System 3 page copies 4 copies + 4 erasures 3 copies + 2 erasures 7 copies + 4 erasures 3 copies + 2 erasures 21
80 Comparison of F2FS and AMF Duplicate Management F2FS AMF File System PFTL File System 3 page copies 4 copies + 4 erasures 3 copies + 2 erasures 7 copies + 4 erasures 3 copies + 2 erasures 21
81 Experimental Setup Implemented ALFS and AFTL in the Linux kernel 3.13 Compared AMF with different file-systems Two file-systems: EXT4 and F2FS with page-level FTL (PFTL) Ran all of them in our in-house SSD platform BlueDBM developed by MIT 22
82 Performance with FIO For random writes, AMF shows better throughput F2FS is badly affected by the duplicate management problem 23
83 Performance with FIO For random writes, AMF shows better throughput F2FS is badly affected by the duplicate management problem 23
84 Performance with FIO For random writes, AMF shows better throughput F2FS is badly affected by the duplicate management problem 23
85 Performance with bases AMF outperforms EXT4 with more advanced GC policies F2FS shows the worst performance 24
86 Erasure Counts AMF achieves 6% and 37% better lifetimes than EXT4 and F2FS, respectively, on average 25
87 Resource (DRAM & CPU) FTL mapping table size SSD Capacity Block-level FTL Hybrid FTL Page-level FTL AMF 512 GB 4 MB 96 MB 512 MB 4 MB 1 TB 8 MB 186 MB 1 GB 8 MB Host CPU usage 26
88 Resource (DRAM & CPU) FTL mapping table size SSD Capacity Block-level FTL Hybrid FTL Page-level FTL AMF 512 GB 4 MB 96 MB 512 MB 4 MB 1 TB 8 MB 186 MB 1 GB 8 MB Host CPU usage 26
89 Resource (DRAM & CPU) FTL mapping table size SSD Capacity Block-level FTL Hybrid FTL Page-level FTL AMF 512 GB 4 MB 96 MB 512 MB 4 MB 1 TB 8 MB 186 MB 1 GB 8 MB Host CPU usage 26
90 Conclusion We proposed the Application-Managed Flash (AMF) architecture. AMF was based on a new block I/O interface, called AMF IO, which exposed flash storage as append-only segments Based on AMF IO, we implemented a new FTL scheme (AFTL) and a new file system (ALFS) in the Linux kernel and evaluated them using our in-house SSD prototype Our results showed that DRAM in the flash controller was reduced by 128X and performance was improved by 80% Future Work We are doing case studies with key-value stores, database systems, and storage virtualization platforms 27
91 Source Code All of the software/hardware is being developed under the GPL license Please refer to our Git repositories Hardware Platform: FTL: File-System: 28
92 Source Code All of the software/hardware is being developed under the GPL license Please refer to our Git repositories Hardware Platform: FTL: File-System: 28 Thank you!
SSD Firmware Implementation Project Lab. #1
SSD Firmware Implementation Project Lab. #1 Sang Phil Lim (lsfeel0204@gmail.com) SKKU VLDB Lab. 2011 03 24 Contents Project Overview Lab. Time Schedule Project #1 Guide FTL Simulator Development Project
Enhancing System Architecture by Modelling the Flash Translation Layer
Enhancing System Architecture by Modelling the Flash Translation Layer Robert Sykes Sr. Dir. Firmware August 2014 OCZ Storage Solutions A Toshiba Group Company Introduction This presentation will discuss
The Critical Role of Firmware and Flash Translation Layers in Solid State Drive Design
The Critical Role of Firmware and Flash Translation Layers in Solid State Drive Design Robert Sykes Director of Applications OCZ Technology Flash Memory Summit 2012 Santa Clara, CA 1 Introduction This
Greedy FTL. Jinyong Ha Computer Systems Laboratory Sungkyunkwan University
Greedy FTL Jinyong Ha (Jinyongha@csl.skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Contents DRAM Controller FTL Metadata Garbage Collection Power-Off Recovery Greedy
A Superblock-based Flash Translation Layer for NAND Flash Memory
A Superblock-based Flash Translation Layer for NAND Flash Memory Jeong-Uk Kang, HeeseungJo, Jin-Soo Kim, Joonwon Lee Korea Advanced Institute of Science and Technology (KAIST) EMSOFT 06, October 22 25,
WAFTL: A Workload Adaptive Flash Translation Layer with Data Partition
WAFTL: A Workload Adaptive Flash Translation Layer with Data Partition Qingsong Wei Bozhao Gong, Suraj Pathak, Bharadwaj Veeravalli, Lingfang Zeng and Kanzo Okada Data Storage Institute, A-STAR, Singapore
Improving MLC flash performance and endurance with Extended P/E Cycles
Improving MLC flash performance and endurance with Extended P/E Cycles Fabio Margaglia Johannes Gutenberg-Universität Mainz, Germany Email: margagl@uni-mainz.de André Brinkmann Johannes Gutenberg-Universität
NetApp Sizing Guidelines for MEDITECH Environments
Technical Report NetApp Sizing Guidelines for MEDITECH Environments Brahmanna Chowdary Kodavali, NetApp March 2016 TR-4190 TABLE OF CONTENTS 1 Introduction... 4 1.1 Scope...4 1.2 Audience...5 2 MEDITECH
Bridging the Information Gap Between Buffer and Flash Translation Layer for Flash Memory
2011 IEEE Transactions on Consumer Electronics Bridging the Information Gap Between Buffer and Flash Translation Layer for Flash Memory Xue-liang Liao Shi-min Hu Department of Computer Science and Technology,
Sang-Phil Lim Sungkyunkwan University. Sang-Won Lee Sungkyunkwan University. Bongki Moon University of Arizona
Sang-Phil Lim Sungkyunkwan University Sang-Won Lee Sungkyunkwan University Bongki Moon University of Arizona Table of Contents Mo.va.on Background NAND Flash Memory and Flash Transla>on Layer (FTL) FAST
Diversifying Wear Index for MLC NAND Flash Memory to Extend the Lifetime of SSDs
Diversifying Wear Index for MLC NAND Flash Memory to Extend the Lifetime of SSDs Yeong-Jae Woo Samsung Electronics Co. Hwaseong, South Korea yeongjae.woo@samsung.com Jin-Soo Kim Sungkyunkwan University
Towards Real-Time Volunteer Distributed Computing
Towards Real-Time Volunteer Distributed Computing Sangho Yi 1, Emmanuel Jeannot 2, Derrick Kondo 1, David P. Anderson 3 1 INRIA MESCAL, 2 RUNTIME, France 3 UC Berkeley, USA Motivation Push towards large-scale,
RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM
RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM Fengbin Tu, Weiwei Wu, Shouyi Yin, Leibo Liu, Shaojun Wei Institute of Microelectronics Tsinghua University The 45th International
Self-Aware Adaptation in FPGAbased
DIPARTIMENTO DI ELETTRONICA E INFORMAZIONE Self-Aware Adaptation in FPGAbased Systems IEEE FPL 2010 Filippo Siorni: filippo.sironi@dresd.org Marco Triverio: marco.triverio@dresd.org Martina Maggio: mmaggio@mit.edu
Introduction. BME208 Logic Circuits Yalçın İŞLER
Introduction BME208 Logic Circuits Yalçın İŞLER islerya@yahoo.com http://me.islerya.com 1 Lecture Three hours a week (three credits) No other sections, please register this section Tuesday: 09:30 12:15
Using SDR for Cost-Effective DTV Applications
Int'l Conf. Wireless Networks ICWN'16 109 Using SDR for Cost-Effective DTV Applications J. Kwak, Y. Park, and H. Kim Dept. of Computer Science and Engineering, Korea University, Seoul, Korea {jwuser01,
AUTOMATION ACROSS THE ENTERPRISE
AUTOMATION ACROSS THE ENTERPRISE WHAT WILL YOU LEARN? What is Ansible Tower How Ansible Tower Works Installing Ansible Tower Key Features WHAT IS ANSIBLE TOWER? Ansible Tower is a UI and RESTful API allowing
Scalable and Lightweight CTF Infrastructures Using Application Containers
Scalable and Lightweight CTF Infrastructures Using Application Containers Arvind S Raj, Bithin Alangot, Seshagiri Prabhu and Krishnashree Achuthan Amrita Center for Cybersecurity Systems and Networks Amrita
An Efficient Framework for Image Analysis using Mapreduce
An Efficient Framework for Image Analysis using Mapreduce S Vidya Sagar Appaji 1, P.V.Lakshmi 2 and P.Srinivasa Rao 3 1 CSE Department, MVGR College of Engineering, Vizianagaram 2 IT Department, GITAM,
Distributed spectrum sensing in unlicensed bands using the VESNA platform. Student: Zoltan Padrah Mentor: doc. dr. Mihael Mohorčič
Distributed spectrum sensing in unlicensed bands using the VESNA platform Student: Zoltan Padrah Mentor: doc. dr. Mihael Mohorčič Agenda Motivation Theoretical aspects Practical aspects Stand-alone spectrum
Clay Codes: Moulding MDS Codes to Yield an MSR Code
Clay Codes: Moulding MDS Codes to Yield an MSR Code Myna Vajha, Vinayak Ramkumar, Bhagyashree Puranik, Ganesh Kini, Elita Lobo, Birenjith Sasidharan Indian Institute of Science (IISc) P. Vijay Kumar (IISc
CUDA-Accelerated Satellite Communication Demodulation
CUDA-Accelerated Satellite Communication Demodulation Renliang Zhao, Ying Liu, Liheng Jian, Zhongya Wang School of Computer and Control University of Chinese Academy of Sciences Outline Motivation Related
Out-of-Order Execution. Register Renaming. Nima Honarmand
Out-of-Order Execution & Register Renaming Nima Honarmand Out-of-Order (OOO) Execution (1) Essence of OOO execution is Dynamic Scheduling Dynamic scheduling: processor hardware determines instruction execution
Lecture 6: Electronics Beyond the Logic Switches Xufeng Kou School of Information Science and Technology ShanghaiTech University
Lecture 6: Electronics Beyond the Logic Switches Xufeng Kou School of Information Science and Technology ShanghaiTech University EE 224 Solid State Electronics II Lecture 3: Lattice and symmetry 1 Outline
Final Report: DBmbench
18-741 Final Report: DBmbench Yan Ke (yke@cs.cmu.edu) Justin Weisz (jweisz@cs.cmu.edu) Dec. 8, 2006 1 Introduction Conventional database benchmarks, such as the TPC-C and TPC-H, are extremely computationally
Application of a FOUNDATION Fieldbus System at the. Gas-mixing Station of Wuhan Iron and Steel Co.
Foundation Fieldbus End User Council February 27 & 28, 2003 Singapore Application of a FOUNDATION Fieldbus System at the Gas-mixing Station of Wuhan Iron and Steel Co. Abstract Dai Xianghong Instrument
Line 6 GearBox Version 2.0 Release Notes
Line 6 GearBox Version 2.0 Release Notes System Requirements... 1 Supported Line 6 Hardware... 1 Windows System Requirements... 1 Mac System Requirements... 1 What s New in GearBox 2.0... 2 Key new features...
Hardware-Software Co-Design Cosynthesis and Partitioning
Hardware-Software Co-Design Cosynthesis and Partitioning EE8205: Embedded Computer Systems http://www.ee.ryerson.ca/~courses/ee8205/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer
Dynamic Adaptive Operating Systems -- I/O
Dynamic Adaptive Operating Systems -- I/O Seetharami R. Seelam Patricia J. Teller University of Texas at El Paso El Paso, TX 16 November 2005 SC 05, Seattle, WA 1 Goals Present a summary of our ongoing
An Agent-based Heterogeneous UAV Simulator Design
An Agent-based Heterogeneous UAV Simulator Design MARTIN LUNDELL 1, JINGPENG TANG 1, THADDEUS HOGAN 1, KENDALL NYGARD 2 1 Math, Science and Technology University of Minnesota Crookston Crookston, MN56716
THE content-addressable memory (CAM) is one of the most
254 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 1, JANUARY 2005 A 0.7-fJ/Bit/Search 2.2-ns Search Time Hybrid-Type TCAM Architecture Sungdae Choi, Kyomin Sohn, and Hoi-Jun Yoo Abstract This paper
Mosaic: A GPU Memory Manager with Application-Transparent Support for Multiple Page Sizes
Mosaic: A GPU Memory Manager with Application-Transparent Support for Multiple Page Sizes Rachata Ausavarungnirun Joshua Landgraf Vance Miller Saugata Ghose Jayneel Gandhi Christopher J. Rossbach Onur
Fall 2015 COMP Operating Systems. Lab #7
Fall 2015 COMP 3511 Operating Systems Lab #7 Outline Review and examples on virtual memory Motivation of Virtual Memory Demand Paging Page Replacement Q. 1 What is required to support dynamic memory allocation
NAND Structure Aware Controller Framework
NAND Structure Aware Controller Framework mengxin@derastorage.com Santa Clara, CA 1 Outline The Challenges of NAND Flash Adaptive Error Mitigation by means of NAND Structure Aware Noise Cells Repair Dynamic
PoC #1 On-chip frequency generation
1 PoC #1 On-chip frequency generation This PoC covers the full on-chip frequency generation system including transport of signals to receiving blocks. 5G frequency bands around 30 GHz as well as 60 GHz
OASIS. Application Software for Spectrum Monitoring and Interference Analysis
OASIS Application Software for Spectrum Monitoring and Interference Analysis OASIS Features User friendly Operator interface Hardware independent solution Choose the receiver that you already own or that
Fast Placement Optimization of Power Supply Pads
Fast Placement Optimization of Power Supply Pads Yu Zhong Martin D. F. Wong Dept. of Electrical and Computer Engineering Dept. of Electrical and Computer Engineering Univ. of Illinois at Urbana-Champaign
Data Center Energy Trends
Data Center Energy Trends Data center electricity usage Increased by 56% from 2005 to 2010 1.1% to 1.5% total world electricity usage 1.7% to 2.2% total US electricity (Note: Includes impact of 2008 recession.)
Arduino STEAM Academy Arduino STEM Academy Art without Engineering is dreaming. Engineering without Art is calculating. - Steven K.
Arduino STEAM Academy Arduino STEM Academy Art without Engineering is dreaming. Engineering without Art is calculating. - Steven K. Roberts Page 1 See Appendix A, for Licensing Attribution information
Evaluation of CPU Frequency Transition Latency
Evaluation of CPU Frequency Transition Latency Abdelhafid Mazouz 1 Alexandre Laurent 1 Benoît Pradelle 1 William Jalby 1 1 University of Versailles Saint-Quentin-en-Yvelines, France ENA-HPC 2013, Dresden
Lecture 12 Memory Circuits. Memory Architecture: Decoders. Semiconductor Memory Classification. Array-Structured Memory Architecture RWM NVRWM ROM
Semiconductor Memory Classification Lecture 12 Memory Circuits RWM NVRWM ROM Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Reading: Weste Ch 8.3.1-8.3.2, Rabaey
Enabling ECN in Multi-Service Multi-Queue Data Centers
Enabling ECN in Multi-Service Multi-Queue Data Centers Wei Bai, Li Chen, Kai Chen, Haitao Wu (Microsoft) SING Group @ Hong Kong University of Science and Technology 1 Background Data Centers Many services
A virtual On Board Control Unit for system tests
A virtual On Board Control Unit for system tests Ove Kalkan (ove.kalkan@ese.de) test4rail, 17.10.2017, Braunschweig Agenda Introduction: - What is an OBCU - System Test Approach Virtualization - Approach
ISSN: [Pandey * et al., 6(9): September, 2017] Impact Factor: 4.116
![ISSN: [Pandey * et al., 6(9): September, 2017] Impact Factor: 4.116](/thumbs/87/96519609.jpg "ISSN: [Pandey * et al., 6(9): September, 2017] Impact Factor: 4.116")
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY A VLSI IMPLEMENTATION FOR HIGH SPEED AND HIGH SENSITIVE FINGERPRINT SENSOR USING CHARGE ACQUISITION PRINCIPLE Kumudlata Bhaskar
GPU-accelerated track reconstruction in the ALICE High Level Trigger
GPU-accelerated track reconstruction in the ALICE High Level Trigger David Rohr for the ALICE Collaboration Frankfurt Institute for Advanced Studies CHEP 2016, San Francisco ALICE at the LHC The Large
Distributed Slap Jack
Distributed Slap Jack Jim Boyles and Mary Creel Advanced Operating Systems February 6, 2003 1 I. INTRODUCTION Slap Jack is a card game with a simple strategy. There is no strategy. The game can be played
Nonlinear Multi-Error Correction Codes for Reliable MLC NAND Flash Memories Zhen Wang, Mark Karpovsky, Fellow, IEEE, and Ajay Joshi, Member, IEEE
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 20, NO. 7, JULY 2012 1221 Nonlinear Multi-Error Correction Codes for Reliable MLC NAND Flash Memories Zhen Wang, Mark Karpovsky, Fellow,
Informatica Universiteit van Amsterdam. Performance optimization of Rush Hour board generation. Jelle van Dijk. June 8, Bachelor Informatica
Bachelor Informatica Informatica Universiteit van Amsterdam Performance optimization of Rush Hour board generation. Jelle van Dijk June 8, 2018 Supervisor(s): dr. ir. A.L. (Ana) Varbanescu Signed: Signees
Tuesday, March 1st, 9:15 11:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo.
Nyquist Analog to Digital it Converters Tuesday, March 1st, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo 3.1 Introduction 3.1.1 DAC applications
Advanced Functional Programming in Industry
Advanced Functional Programming in Industry José Pedro Magalhães January 23, 2015 Berlin, Germany José Pedro Magalhães Advanced Functional Programming in Industry, BOB 2015 1 / 36 Introduction Haskell:
Patentability of Computer-Implemented Inventions in the field of Computer Security
Patentability of Computer-Implemented Inventions in the field of Computer Security Erik Veillas Patent Examiner, Cluster Computers European Patent Office TU München Munich, 21 June 2011 Acknowledgments
CS 297 Report Improving Chess Program Encoding Schemes. Supriya Basani
CS 297 Report Improving Chess Program Encoding Schemes Supriya Basani (sbasani@yahoo.com) Advisor: Dr. Chris Pollett Department of Computer Science San Jose State University December 2006 Table of Contents:
64 Kb logic RRAM chip resisting physical and side-channel attacks for encryption keys storage
64 Kb logic RRAM chip resisting physical and side-channel attacks for encryption keys storage Yufeng Xie a), Wenxiang Jian, Xiaoyong Xue, Gang Jin, and Yinyin Lin b) ASIC&System State Key Lab, Dept. of
Dual Waveform VSAT February 2012
Dual Waveform VSAT February 2012 SkyEdge II Accent The Operator s Dilemma Traditionally, when operators designed satellite broadband networks, they needed to make a decision on whether to implement a network
CROSS-LAYER DESIGN FOR QoS WIRELESS COMMUNICATIONS
CROSS-LAYER DESIGN FOR QoS WIRELESS COMMUNICATIONS Jie Chen, Tiejun Lv and Haitao Zheng Prepared by Cenker Demir The purpose of the authors To propose a Joint cross-layer design between MAC layer and Physical
Data Acquisition & Computer Control
Chapter 4 Data Acquisition & Computer Control Now that we have some tools to look at random data we need to understand the fundamental methods employed to acquire data and control experiments. The personal
Timing analysis can be done right after synthesis. But it can only be accurately done when layout is available
Timing Analysis Lecture 9 ECE 156A-B 1 General Timing analysis can be done right after synthesis But it can only be accurately done when layout is available Timing analysis at an early stage is not accurate
Supporting x86-64 Address Translation for 100s of GPU Lanes. Jason Power, Mark D. Hill, David A. Wood
Supporting x86-64 Address Translation for 100s of GPU s Jason Power, Mark D. Hill, David A. Wood Summary Challenges: CPU&GPUs physically integrated, but logically separate; This reduces theoretical bandwidth,
UNIT-III LIFE-CYCLE PHASES
INTRODUCTION: UNIT-III LIFE-CYCLE PHASES - If there is a well defined separation between research and development activities and production activities then the software is said to be in successful development
Computer Aided Design of Electronics
Computer Aided Design of Electronics [Datorstödd Elektronikkonstruktion] Zebo Peng, Petru Eles, and Nima Aghaee Embedded Systems Laboratory IDA, Linköping University www.ida.liu.se/~tdts01 Electronic Systems
VLSI Design Verification and Test Delay Faults II CMPE 646
Path Counting The number of paths can be an exponential function of the # of gates. Parallel multipliers are notorious for having huge numbers of paths. It is possible to efficiently count paths in spite
Image Guided Robotic Assisted Surgical Training System using LabVIEW and CompactRIO
Image Guided Robotic Assisted Surgical Training System using LabVIEW and CompactRIO Weimin Huang 1, Tao Yang 1, Liang Jing Yang 2, Chee Kong Chui 2, Jimmy Liu 1, Jiayin Zhou 1, Jing Zhang 1, Yi Su 3, Stephen
ΕΠΛ 605: Προχωρημένη Αρχιτεκτονική
ΕΠΛ 605: Προχωρημένη Αρχιτεκτονική Υπολογιστών Presentation of UniServer Horizon 2020 European project findings: X-Gene server chips, voltage-noise characterization, high-bandwidth voltage measurements,
GA A23281 EXTENDING DIII D NEUTRAL BEAM MODULATED OPERATIONS WITH A CAMAC BASED TOTAL ON TIME INTERLOCK
GA A23281 EXTENDING DIII D NEUTRAL BEAM MODULATED OPERATIONS WITH A CAMAC BASED TOTAL ON TIME INTERLOCK by D.S. BAGGEST, J.D. BROESCH, and J.C. PHILLIPS NOVEMBER 1999 DISCLAIMER This report was prepared
CHAPTER 4 ANALYSIS OF LOW POWER, AREA EFFICIENT AND HIGH SPEED MULTIPLIER TOPOLOGIES
69 CHAPTER 4 ANALYSIS OF LOW POWER, AREA EFFICIENT AND HIGH SPEED MULTIPLIER TOPOLOGIES 4.1 INTRODUCTION Multiplication is one of the basic functions used in digital signal processing. It requires more
A digital phase corrector with a duty cycle detector and transmitter for a Quad Data Rate I/O scheme
A digital phase corrector with a duty cycle detector and transmitter for a Quad Data Rate I/O scheme Young-Chan Jang a) School of Electronic Engineering, Kumoh National Institute of Technology, 1, Yangho-dong,
Scalable TriDAS for the NEMO Project
Monte Porzio Catone, Villa Mondragone 14/05/2009 Scalable TriDAS for the NEMO Project Tommaso Chiarusi INFN Sez. Bologna & Phys. Dep. Univ. Bologna for the NEMO Collaboration Talk overview Neutrino Telescope:
Liu Yang, Bong-Joo Jang, Sanghun Lim, Ki-Chang Kwon, Suk-Hwan Lee, Ki-Ryong Kwon 1. INTRODUCTION
Liu Yang, Bong-Joo Jang, Sanghun Lim, Ki-Chang Kwon, Suk-Hwan Lee, Ki-Ryong Kwon 1. INTRODUCTION 2. RELATED WORKS 3. PROPOSED WEATHER RADAR IMAGING BASED ON CUDA 3.1 Weather radar image format and generation
Adaptive Modulation and Coding (AMC)
TSG-RAN WG1#17 Stockholm, Sweden, th-th Oct Agenda Item: Adhoc#, HSDPA Source: Motorola TSGR1#17()1395 1. Introduction Adaptive Modulation and Coding (AMC) This contribution provides the text for Section.
Track and Vertex Reconstruction on GPUs for the Mu3e Experiment
Track and Vertex Reconstruction on GPUs for the Mu3e Experiment Dorothea vom Bruch for the Mu3e Collaboration GPU Computing in High Energy Physics, Pisa September 11th, 2014 Physikalisches Institut Heidelberg
Embedded System Hardware - Reconfigurable Hardware -
2 Embedded System Hardware - Reconfigurable Hardware - Peter Marwedel Informatik 2 TU Dortmund Germany GOPs/J Courtesy: Philips Hugo De Man, IMEC, 27 Energy Efficiency of FPGAs 2, 28-2- Reconfigurable
Designing Semantic Virtual Reality Applications
Designing Semantic Virtual Reality Applications F. Kleinermann, O. De Troyer, H. Mansouri, R. Romero, B. Pellens, W. Bille WISE Research group, Vrije Universiteit Brussel, Pleinlaan 2, 1050 Brussels, Belgium
Computational Efficiency of the GF and the RMF Transforms for Quaternary Logic Functions on CPUs and GPUs
5 th International Conference on Logic and Application LAP 2016 Dubrovnik, Croatia, September 19-23, 2016 Computational Efficiency of the GF and the RMF Transforms for Quaternary Logic Functions on CPUs
Mobile & Wireless Networking. Lecture 4: Cellular Concepts & Dealing with Mobility. [Reader, Part 3 & 4]
![Mobile & Wireless Networking. Lecture 4: Cellular Concepts & Dealing with Mobility. [Reader, Part 3 & 4]](/thumbs/85/91945930.jpg "Mobile & Wireless Networking. Lecture 4: Cellular Concepts & Dealing with Mobility. [Reader, Part 3 & 4]")
192620010 Mobile & Wireless Networking Lecture 4: Cellular Concepts & Dealing with Mobility [Reader, Part 3 & 4] Geert Heijenk Outline of Lecture 4 Cellular Concepts q Introduction q Cell layout q Interference
COMP Online Algorithms. Paging and k-server Problem. Shahin Kamali. Lecture 11 - Oct. 11, 2018 University of Manitoba
COMP 7720 - Online Algorithms Paging and k-server Problem Shahin Kamali Lecture 11 - Oct. 11, 2018 University of Manitoba COMP 7720 - Online Algorithms Paging and k-server Problem 1 / 19 Review & Plan
FCam: An architecture for computational cameras
FCam: An architecture for computational cameras Dr. Kari Pulli, Research Fellow Palo Alto What is computational photography? All cameras have optics + sensors But the images have limitations they cannot
Group 10 Group 9 Group 8 Group 7 Group 6 Group 5 Group 4 Group 3 Group 2 Group 1 Group 0 GG5 PG5 GG4 PG4. Block 3 Block 2 Block 1 Block 0
CLA and Ling Adders Introduction One of the most popular designs for fast integer adders are Carry-Look-Ahead adders. Rather than waiting for carry signals to ripple from the least signicant bit to the
Like Mobile Games* Currently a Distinguished i Engineer at Zynga, and CTO of FarmVille 2: Country Escape (for ios/android/kindle)
Console Games Are Just Like Mobile Games* (* well, not really. But they are more alike than you think ) Hi, I m Brian Currently a Distinguished i Engineer at Zynga, and CTO of FarmVille 2: Country Escape
By Pamela Baker for The Birch Cottage
By Pamela Baker for The Birch Cottage Setup Your Bluehost Hosting Account Step One: To get started, go to Bluehost s home page and click get started now. Step Two: Next, you will select your domain name
User-Centric Power Management For Mobile Operating Systems
Wayne State University Wayne State University Dissertations 1-1-2016 User-Centric Power Management For Mobile Operating Systems Hui Chen Wayne State University, Follow this and additional works at: http://digitalcommons.wayne.edu/oa_dissertations
Emerging Technology: Real-Time Monitoring of Treatment Delivery EPID Exit Dose QA
Emerging Technology: Real-Time Monitoring of Treatment Delivery EPID Exit Dose QA Arthur Olch, PhD, FAAPM AAPM Spring Clinical Meeting, March 21, 2017 Or.. What Dose are the Patients Really Getting???
A Low-Cost Li-Fi Communication Setup
A Low-Cost Li-Fi Communication Setup Güray Yıldırım* 1, Özgür Özen 2, Heba Yüksel 3, M Naci İnci 4 1,2,3 Bogazici University, Dept. of Electrical-Electronics Eng., Istanbul, Turkey; e-mails: 1 guray.yildirim@boun.edu.tr,
EIE 528 Power System Operation & Control(2 Units)
EIE 528 Power System Operation & Control(2 Units) Department of Electrical and Information Engineering Covenant University 1. EIE528 1.1. EIE 528 Power System Operation & Control(2 Units) Overview of power
Advanced Analytics: Plant a (decision) TREE and save the world*!
Advanced Analytics: Plant a (decision) TREE and save the world*! Vivek Nair North Carolina State University vivekaxl@gmail.com vivekaxl.com * Configure software using less resources Most Valuable Point
Computational Scalability of Large Size Image Dissemination
Computational Scalability of Large Size Image Dissemination Rob Kooper* a, Peter Bajcsy a a National Center for Super Computing Applications University of Illinois, 1205 W. Clark St., Urbana, IL 61801
IMPLEMENTATION OF SOFTWARE-BASED 2X2 MIMO LTE BASE STATION SYSTEM USING GPU
IMPLEMENTATION OF SOFTWARE-BASED 2X2 MIMO LTE BASE STATION SYSTEM USING GPU Seunghak Lee (HY-SDR Research Center, Hanyang Univ., Seoul, South Korea; invincible@dsplab.hanyang.ac.kr); Chiyoung Ahn (HY-SDR
Design A Redundant Binary Multiplier Using Dual Logic Level Technique
Design A Redundant Binary Multiplier Using Dual Logic Level Technique Sreenivasa Rao Assistant Professor, Department of ECE, Santhiram Engineering College, Nandyala, A.P. Jayanthi M.Tech Scholar in VLSI,
Introduction (concepts and definitions)
Objectives: Introduction (digital system design concepts and definitions). Advantages and drawbacks of digital techniques compared with analog. Digital Abstraction. Synchronous and Asynchronous Systems.
Energy-Efficient Histogram Equalization on FPGA
Energy-Efficient Histogram Equalization on FPGA Andrea Sanny Ming Hsieh Dept. of Electrical Engineering University of Southern California Email: sanny@usc.edu Yi-Hua E. Yang Xilinx Inc. Santa Clara, CA
Chapter 3. H/w s/w interface. hardware software Vijaykumar ECE495K Lecture Notes: Chapter 3 1
Chapter 3 hardware software H/w s/w interface Problems Algorithms Prog. Lang & Interfaces Instruction Set Architecture Microarchitecture (Organization) Circuits Devices (Transistors) Bits 29 Vijaykumar
Reconfigurable Hardware Implementation and Analysis of Mesh Routing for the Matrix Step of the Number Field Sieve Factorization
Reconfigurable Hardware Implementation and Analysis of Mesh Routing for the Matrix Step of the Number Field Sieve Factorization Sashisu Bajracharya MS CpE Candidate Master s Thesis Defense Advisor: Dr
Computer Arithmetic (2)
Computer Arithmetic () Arithmetic Units How do we carry out,,, in FPGA? How do we perform sin, cos, e, etc? ELEC816/ELEC61 Spring 1 Hayden Kwok-Hay So H. So, Sp1 Lecture 7 - ELEC816/61 Addition Two ve
Living with Interference in Unmanaged Wireless. Environments. Intel Research & University of Washington
Living with Interference in Unmanaged Wireless Environments David Wetherall, Daniel Halperin and Tom Anderson Intel Research & University of Washington This talk 1. The problem: inefficient spectrum scheduling
GearBox 3.1 Release Notes
GearBox 3.1 Release Notes Mac OSX 10.4.6; Windows XP Updated 3/12/2007 Introduction The GearBox 3.1 Release Notes provide useful information, including known issues using GearBox with various applications
Development of Telescope Readout System based on FELIX for Testbeam Experiments
Development of Telescope Readout System based on FELIX for Testbeam Experiments, Hucheng Chen, Kai Chen, Francessco Lanni, Hongbin Liu, Lailin Xu Brookhaven National Laboratory E-mail: weihaowu@bnl.gov,
Banner. Double Banner
Banner Dimension: Mobile: 640 (W) x 100 (H) Tablet Portrait - 1536 (W) x 180 (H) [For mytv only] Tablet Landscape - 2048 (W) x 180 (H) [For mytv only] File format/ size: Must provide (.gif or.jpg) still
Decision Based Median Filter Algorithm Using Resource Optimized FPGA to Extract Impulse Noise
Journal of Embedded Systems, 2014, Vol. 2, No. 1, 18-22 Available online at http://pubs.sciepub.com/jes/2/1/4 Science and Education Publishing DOI:10.12691/jes-2-1-4 Decision Based Median Filter Algorithm
When to use an FPGA to prototype a controller and how to start
When to use an FPGA to prototype a controller and how to start Mark Corless, Principal Application Engineer, Novi MI Brad Hieb, Principal Application Engineer, Novi MI 2015 The MathWorks, Inc. 1 When to
What is a Simulation? Simulation & Modeling. Why Do Simulations? Emulators versus Simulators. Why Do Simulations? Why Do Simulations?
What is a Simulation? Simulation & Modeling Introduction and Motivation A system that represents or emulates the behavior of another system over time; a computer simulation is one where the system doing
Electronics & Telecommunications Engineering Department
Electronics & Telecommunications Engineering Department Program Specific Outcomes (PSOs) PSO 1 PSO 2 PSO 3 An ability to design and implement complex systems in areas like signal processing embedded systems,