Bridging the Information Gap Between Buffer and Flash Translation Layer for Flash Memory

Size: px
Start display at page:

Download "Bridging the Information Gap Between Buffer and Flash Translation Layer for Flash Memory"

Transcription

1 2011 IEEE Transactions on Consumer Electronics Bridging the Information Gap Between Buffer and Flash Translation Layer for Flash Memory Xue-liang Liao Shi-min Hu Department of Computer Science and Technology, Tsinghua University, Beijing, China

2 Outline Introduction Related Work Proposed Scheme Case Study: BAST & FAST FTL Evaluation Conclusion

3 Introduction (1/3) NAND flash memory is composed of multiple physical blocks Each block consists of a fixed number of physical pages Page is the read/write unit and cannot be rewritten unless erased (erase-before-write) Garbage Collection the performance of flash memory mainly depends on the garbage collection efficiency Erasing a block costs much more time than read/write a page

4 Introduction (2/3) To alleviate the erase-before-write drawback and improve the performance of flash memory Buffer Store data in RAM temporarily Reducing the read/write operations as well as erase operations to flash memory When buffer is full, buffer manager decides which data to be evicted Flash Translation Layer (FTL) Maintains the address translation information between logical and physical addresses When there is no free physical pages, FTL starts the garbage collection to clean some physical blocks

5 Introduction (3/3) information gap between Buffer and FTL independent Ex. Buffer manager will evicts page 5, 6, 7 soon but now, FTL select Block 1 to be erased B1 4 copy free 5 free 5 then, page 5,6,7 are evicted

6 Related Work (1/6) Buffer Replacement Policies CFLRU (Clean-First LRU) FAB (Flash-Aware Buffer management) REF (Recently-Evicted-First) Flash Translation Layer (FTL) BAST FTL FAST FTL

7 Related Work (2/6) Buffer Replacement Policies: CFLRU evicts all of the clean pages within a window in LRU fashion postpones the eviction of dirty pages

8 Related Work (3/6) Buffer Replacement Policies: FAB the block which has the largest number of pages in the buffer cache is the victim block. eviction order: B4, B3, B1, B0 evicts all the pages of a block at a time, it reduces the block merge cost. B4 B V.S When garbage collection, B4 needs 3 page copy, B4 only needs 1 page copy

9 Related Work (4/6) Buffer Replacement Policies: REF Victim Block Selection VB should be smaller than the number of log blocks REF selects the blocks to be included into VB using the victim window (VW) to prevent the recently-used pages from being evicted

10 BAST (Block Associative Sector Translation) FTL update requests on the pages p0 and p4 come B0 B1 B2 B3 B4 L0 L1 data block p0 p4 p8 p12 p16 p1 p5 p9 p13 p17 p2 p6 p10 p14 p18 p3 p7 p11 p15 p19 log block write sequence: p8, p12

11 FAST (Fully Associative Sector Translation) FTL update requests on the pages p1 and p5 come B0 B1 B2 B3 L0 L1 Seq data block p0 p4 p8 p12 p1 p5 p9 p13 p2 p6 p10 p14 p3 p7 p11 p15 log block write sequence: p8, p9, p13, p2

12 Proposed Scheme (1/7)

13 Proposed Scheme (2/7) Define a decision as a tuple: {O, o} O: the operation of the decision R (Replace), W (Write), or I (Initialize) o: the object of the decision replace decision: the buffer manager just replaces o write decision: the buffer manager flushes the data of o to FTL and replaces it, and the FTL updates the data to flash memory initialize decision: FTL initializes o by storing its data to a free physical block

14 Proposed Scheme (3/7) No uniform policy that each FTL can adopt to make decision Because of different replacement granularities & FTL techniques 4 basic rules Rule_1 clean replacement candidates, if exists, have the highest priority to be replaced by a replace decision Rule_2 Replacement candidates that do not need cleaning operation have higher priority than those who need Rule_3 If all the candidates need cleaning operation, an initialize decision is preferred Rule_4 If no optimization can be gotten, a write decision to the first candidate should be made changing the replacement policy of buffer manager as little as possible

15 Case Study: BAST FTL BAST_AR: if all the candidates need allocating a log block, the candidates which are the first pages of logical blocks are preferred

16 Case Study: BAST FTL

17 Case Study: FAST FTL FAST_AR1: if a replacement candidate is a sequential write to the SW log block, a write decision to the candidate has higher priority FAST_AR2: write decisions to the replacement candidates whose logical blocks have more valid pages in the current RW log block have higher priority

18 Case Study: FAST FTL

19 Evaluation (1/6) CFLRU or FAB with BAST or FAST only little effect to the buffer hit ratio

20 Evaluation (2/6) cleaning cost: the sum of overheads of the page copy and erase operation

21 Evaluation (3/6) the cleaning cost decreases as the buffer size increases {F,F} and {C,B} pairs perform best and worst respectively

22 Evaluation (4/6) traditional architecture the cleaning cost decreases as the candidate amount increases

23 Evaluation (5/6) traditional architecture the cleaning cost does not always decreases as the candidate amount increases

24 Evaluation (6/6) REF is a page-level replacement policy VW: the size of the victim window VB : the amount of victim blocks Both REF and Y outperform CFLRU, Y performs better than REF

25 Conclusion Propose a new architecture for flash memory to bridge the information gap between buffer and FTL Buffer manager provides several replacement candidates instead of one to the FTL FTL makes a decision and performs it Define three kinds of decisions and give some rules about how the FTL makes decisions

A Superblock-based Flash Translation Layer for NAND Flash Memory

A Superblock-based Flash Translation Layer for NAND Flash Memory A Superblock-based Flash Translation Layer for NAND Flash Memory Jeong-Uk Kang, HeeseungJo, Jin-Soo Kim, Joonwon Lee Korea Advanced Institute of Science and Technology (KAIST) EMSOFT 06, October 22 25,

More information

SSD Firmware Implementation Project Lab. #1

SSD Firmware Implementation Project Lab. #1 SSD Firmware Implementation Project Lab. #1 Sang Phil Lim (lsfeel0204@gmail.com) SKKU VLDB Lab. 2011 03 24 Contents Project Overview Lab. Time Schedule Project #1 Guide FTL Simulator Development Project

More information

WAFTL: A Workload Adaptive Flash Translation Layer with Data Partition

WAFTL: A Workload Adaptive Flash Translation Layer with Data Partition WAFTL: A Workload Adaptive Flash Translation Layer with Data Partition Qingsong Wei Bozhao Gong, Suraj Pathak, Bharadwaj Veeravalli, Lingfang Zeng and Kanzo Okada Data Storage Institute, A-STAR, Singapore

More information

Enhancing System Architecture by Modelling the Flash Translation Layer

Enhancing System Architecture by Modelling the Flash Translation Layer Enhancing System Architecture by Modelling the Flash Translation Layer Robert Sykes Sr. Dir. Firmware August 2014 OCZ Storage Solutions A Toshiba Group Company Introduction This presentation will discuss

More information

Sang-Phil Lim Sungkyunkwan University. Sang-Won Lee Sungkyunkwan University. Bongki Moon University of Arizona

Sang-Phil Lim Sungkyunkwan University. Sang-Won Lee Sungkyunkwan University. Bongki Moon University of Arizona Sang-Phil Lim Sungkyunkwan University Sang-Won Lee Sungkyunkwan University Bongki Moon University of Arizona Table of Contents Mo.va.on Background NAND Flash Memory and Flash Transla>on Layer (FTL) FAST

More information

The Critical Role of Firmware and Flash Translation Layers in Solid State Drive Design

The Critical Role of Firmware and Flash Translation Layers in Solid State Drive Design The Critical Role of Firmware and Flash Translation Layers in Solid State Drive Design Robert Sykes Director of Applications OCZ Technology Flash Memory Summit 2012 Santa Clara, CA 1 Introduction This

More information

Fall 2015 COMP Operating Systems. Lab #7

Fall 2015 COMP Operating Systems. Lab #7 Fall 2015 COMP 3511 Operating Systems Lab #7 Outline Review and examples on virtual memory Motivation of Virtual Memory Demand Paging Page Replacement Q. 1 What is required to support dynamic memory allocation

More information

CSE 237A Winter 2018 Homework 1

CSE 237A Winter 2018 Homework 1 CSE 237A Winter 2018 Homework 1 Problem 1 [10 pts] a) As discussed in the lecture, ARM based systems are widely used in the embedded computing. Choose one embedded application and compare features (e.g.,

More information

Data Center Energy Trends

Data Center Energy Trends Data Center Energy Trends Data center electricity usage Increased by 56% from 2005 to 2010 1.1% to 1.5% total world electricity usage 1.7% to 2.2% total US electricity (Note: Includes impact of 2008 recession.)

More information

Application-Managed Flash Sungjin Lee, Ming Liu, Sangwoo Jun, Shuotao Xu, Jihong Kim and Arvind

Application-Managed Flash Sungjin Lee, Ming Liu, Sangwoo Jun, Shuotao Xu, Jihong Kim and Arvind Application-Managed Flash Sungjin Lee, Ming Liu, Sangwoo Jun, Shuotao Xu, Jihong Kim and Arvind Massachusetts Institute of Technology Seoul National University 14th USENIX Conference on File and Storage

More information

Diversifying Wear Index for MLC NAND Flash Memory to Extend the Lifetime of SSDs

Diversifying Wear Index for MLC NAND Flash Memory to Extend the Lifetime of SSDs Diversifying Wear Index for MLC NAND Flash Memory to Extend the Lifetime of SSDs Yeong-Jae Woo Samsung Electronics Co. Hwaseong, South Korea yeongjae.woo@samsung.com Jin-Soo Kim Sungkyunkwan University

More information

Greedy FTL. Jinyong Ha Computer Systems Laboratory Sungkyunkwan University

Greedy FTL. Jinyong Ha Computer Systems Laboratory Sungkyunkwan University Greedy FTL Jinyong Ha (Jinyongha@csl.skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Contents DRAM Controller FTL Metadata Garbage Collection Power-Off Recovery Greedy

More information

(CSC-3501) Lecture 6 (31 Jan 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

(CSC-3501) Lecture 6 (31 Jan 2008) Seung-Jong Park (Jay)   CSC S.J. Park. Announcement Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark Computer Architecture (CSC-3501) Lecture 6 (31 Jan 2008) 1 Announcement 2 1 Reminder A logic circuit is composed of: Inputs Outputs Functional specification

More information

Mixed Synchronous/Asynchronous State Memory for Low Power FSM Design

Mixed Synchronous/Asynchronous State Memory for Low Power FSM Design Mixed Synchronous/Asynchronous State Memory for Low Power FSM Design Cao Cao and Bengt Oelmann Department of Information Technology and Media, Mid-Sweden University S-851 70 Sundsvall, Sweden {cao.cao@mh.se}

More information

IJSRD - International Journal for Scientific Research & Development Vol. 5, Issue 07, 2017 ISSN (online):

IJSRD - International Journal for Scientific Research & Development Vol. 5, Issue 07, 2017 ISSN (online): IJSRD - International Journal for Scientific Research & Development Vol. 5, Issue 07, 2017 ISSN (online): 2321-0613 Analysis of High Performance & Low Power Shift Registers using Pulsed Latch Technique

More information

COMP Online Algorithms. Paging and k-server Problem. Shahin Kamali. Lecture 9 - Oct. 4, 2018 University of Manitoba

COMP Online Algorithms. Paging and k-server Problem. Shahin Kamali. Lecture 9 - Oct. 4, 2018 University of Manitoba COMP 7720 - Online Algorithms Paging and k-server Problem Shahin Kamali Lecture 9 - Oct. 4, 2018 University of Manitoba COMP 7720 - Online Algorithms Paging and k-server Problem 1 / 20 Review & Plan COMP

More information

Low Power System-On-Chip-Design Chapter 12: Physical Libraries

Low Power System-On-Chip-Design Chapter 12: Physical Libraries 1 Low Power System-On-Chip-Design Chapter 12: Physical Libraries Friedemann Wesner 2 Outline Standard Cell Libraries Modeling of Standard Cell Libraries Isolation Cells Level Shifters Memories Power Gating

More information

Improving MLC flash performance and endurance with Extended P/E Cycles

Improving MLC flash performance and endurance with Extended P/E Cycles Improving MLC flash performance and endurance with Extended P/E Cycles Fabio Margaglia Johannes Gutenberg-Universität Mainz, Germany Email: margagl@uni-mainz.de André Brinkmann Johannes Gutenberg-Universität

More information

A Low-Power SRAM Design Using Quiet-Bitline Architecture

A Low-Power SRAM Design Using Quiet-Bitline Architecture A Low-Power SRAM Design Using uiet-bitline Architecture Shin-Pao Cheng Shi-Yu Huang Electrical Engineering Department National Tsing-Hua University, Taiwan Abstract This paper presents a low-power SRAM

More information

The dynamic power dissipated by a CMOS node is given by the equation:

The dynamic power dissipated by a CMOS node is given by the equation: Introduction: The advancement in technology and proliferation of intelligent devices has seen the rapid transformation of human lives. Embedded devices, with their pervasive reach, are being used more

More information

Supporting x86-64 Address Translation for 100s of GPU Lanes. Jason Power, Mark D. Hill, David A. Wood

Supporting x86-64 Address Translation for 100s of GPU Lanes. Jason Power, Mark D. Hill, David A. Wood Supporting x86-64 Address Translation for 100s of GPU s Jason Power, Mark D. Hill, David A. Wood Summary Challenges: CPU&GPUs physically integrated, but logically separate; This reduces theoretical bandwidth,

More information

Design of Analog Integrated Systems (ECE 615) Outline

Design of Analog Integrated Systems (ECE 615) Outline Design of Analog Integrated Systems (ECE 615) Lecture 9 SAR and Cyclic (Algorithmic) Analog-to-Digital Converters Ayman H. Ismail Integrated Circuits Laboratory Ain Shams University Cairo, Egypt ayman.hassan@eng.asu.edu.eg

More information

Implementation of Face Detection System Based on ZYNQ FPGA Jing Feng1, a, Busheng Zheng1, b* and Hao Xiao1, c

Implementation of Face Detection System Based on ZYNQ FPGA Jing Feng1, a, Busheng Zheng1, b* and Hao Xiao1, c 6th International Conference on Mechatronics, Computer and Education Informationization (MCEI 2016) Implementation of Face Detection System Based on ZYNQ FPGA Jing Feng1, a, Busheng Zheng1, b* and Hao

More information

64 Kb logic RRAM chip resisting physical and side-channel attacks for encryption keys storage

64 Kb logic RRAM chip resisting physical and side-channel attacks for encryption keys storage 64 Kb logic RRAM chip resisting physical and side-channel attacks for encryption keys storage Yufeng Xie a), Wenxiang Jian, Xiaoyong Xue, Gang Jin, and Yinyin Lin b) ASIC&System State Key Lab, Dept. of

More information

ISSN: [Pandey * et al., 6(9): September, 2017] Impact Factor: 4.116

ISSN: [Pandey * et al., 6(9): September, 2017] Impact Factor: 4.116 IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY A VLSI IMPLEMENTATION FOR HIGH SPEED AND HIGH SENSITIVE FINGERPRINT SENSOR USING CHARGE ACQUISITION PRINCIPLE Kumudlata Bhaskar

More information

A High Definition Motion JPEG Encoder Based on Epuma Platform

A High Definition Motion JPEG Encoder Based on Epuma Platform Available online at www.sciencedirect.com Procedia Engineering 29 (2012) 2371 2375 2012 International Workshop on Information and Electronics Engineering (IWIEE) A High Definition Motion JPEG Encoder Based

More information

Hybrid ARQ Scheme with Antenna Permutation for MIMO Systems in Slow Fading Channels

Hybrid ARQ Scheme with Antenna Permutation for MIMO Systems in Slow Fading Channels Hybrid ARQ Scheme with Antenna Permutation for MIMO Systems in Slow Fading Channels Jianfeng Wang, Meizhen Tu, Kan Zheng, and Wenbo Wang School of Telecommunication Engineering, Beijing University of Posts

More information

DESIGN & IMPLEMENTATION OF FIXED WIDTH MODIFIED BOOTH MULTIPLIER

DESIGN & IMPLEMENTATION OF FIXED WIDTH MODIFIED BOOTH MULTIPLIER DESIGN & IMPLEMENTATION OF FIXED WIDTH MODIFIED BOOTH MULTIPLIER 1 SAROJ P. SAHU, 2 RASHMI KEOTE 1 M.tech IVth Sem( Electronics Engg.), 2 Assistant Professor,Yeshwantrao Chavan College of Engineering,

More information

VLSI System Testing. Outline

VLSI System Testing. Outline ECE 538 VLSI System Testing Krish Chakrabarty System-on-Chip (SOC) Testing ECE 538 Krish Chakrabarty 1 Outline Motivation for modular testing of SOCs Wrapper design IEEE 1500 Standard Optimization Test

More information

Lecture 19: Design for Skew

Lecture 19: Design for Skew Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004 Outline Clock Distribution Clock Skew Skew-Tolerant Circuits Traditional Domino Circuits Skew-Tolerant

More information

Finite State Machines CS 64: Computer Organization and Design Logic Lecture #16

Finite State Machines CS 64: Computer Organization and Design Logic Lecture #16 Finite State Machines CS 64: Computer Organization and Design Logic Lecture #16 Ziad Matni Dept. of Computer Science, UCSB Lecture Outline Review of Latches vs. FFs Finite State Machines Moore vs. Mealy

More information

Design of a Power Optimal Reversible FIR Filter ASIC Speech Signal Processing

Design of a Power Optimal Reversible FIR Filter ASIC Speech Signal Processing Design of a Power Optimal Reversible FIR Filter ASIC Speech Signal Processing Yelle Harika M.Tech, Joginpally B.R.Engineering College. P.N.V.M.Sastry M.S(ECE)(A.U), M.Tech(ECE), (Ph.D)ECE(JNTUH), PG DIP

More information

Analogue to Digital Conversion

Analogue to Digital Conversion Analogue to Digital Conversion Turns electrical input (voltage/current) into numeric value Parameters and requirements Resolution the granularity of the digital values Integral NonLinearity proportionality

More information

Single Event Transient Effects on Microsemi ProASIC Flash-based FPGAs: analysis and possible solutions

Single Event Transient Effects on Microsemi ProASIC Flash-based FPGAs: analysis and possible solutions Single Event Transient Effects on Microsemi ProASIC Flash-based FPGAs: analysis and possible solutions L. Sterpone Dipartimento di Automatica e Informatica Politecnico di Torino, Torino, ITALY 1 Motivations

More information

DESIGN OF A SIMPLE RELIABLE VOTER FOR MODULAR REDUNDANCY IMPLEMENTATIONS

DESIGN OF A SIMPLE RELIABLE VOTER FOR MODULAR REDUNDANCY IMPLEMENTATIONS DESIGN OF A SIMPLE RELIABLE VOTER FOR MODULAR REDUNDANCY IMPLEMENTATIONS Moslem Amiri, Václav Přenosil Faculty of Informatics, Masaryk University Brno, Czech Republic, amiri@mail.muni.cz, prenosil@fi.muni.cz

More information

SYNTHESIS OF CYCLIC ENCODER AND DECODER FOR HIGH SPEED NETWORKS

SYNTHESIS OF CYCLIC ENCODER AND DECODER FOR HIGH SPEED NETWORKS SYNTHESIS OF CYCLIC ENCODER AND DECODER FOR HIGH SPEED NETWORKS MARIA RIZZI, MICHELE MAURANTONIO, BENIAMINO CASTAGNOLO Dipartimento di Elettrotecnica ed Elettronica, Politecnico di Bari v. E. Orabona,

More information

Lecture Topics. Announcements. Today: Memory Management (Stallings, chapter ) Next: continued. Self-Study Exercise #6. Project #4 (due 10/11)

Lecture Topics. Announcements. Today: Memory Management (Stallings, chapter ) Next: continued. Self-Study Exercise #6. Project #4 (due 10/11) Lecture Topics Today: Memory Management (Stallings, chapter 7.1-7.4) Next: continued 1 Announcements Self-Study Exercise #6 Project #4 (due 10/11) Project #5 (due 10/18) 2 Memory Hierarchy 3 Memory Hierarchy

More information

Lecture 12 Memory Circuits. Memory Architecture: Decoders. Semiconductor Memory Classification. Array-Structured Memory Architecture RWM NVRWM ROM

Lecture 12 Memory Circuits. Memory Architecture: Decoders. Semiconductor Memory Classification. Array-Structured Memory Architecture RWM NVRWM ROM Semiconductor Memory Classification Lecture 12 Memory Circuits RWM NVRWM ROM Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Reading: Weste Ch 8.3.1-8.3.2, Rabaey

More information

Transaction Log Fundamentals for the DBA

Transaction Log Fundamentals for the DBA Transaction Log Fundamentals for the DBA Visualize Your Transaction Log Brian Hansen St. Louis, MO September 10, 2016 Brian Hansen 15+ Years working with SQL Server Development work since 7.0 Administration

More information

Local prediction based reversible watermarking framework for digital videos

Local prediction based reversible watermarking framework for digital videos Local prediction based reversible watermarking framework for digital videos J.Priyanka (M.tech.) 1 K.Chaintanya (Asst.proff,M.tech(Ph.D)) 2 M.Tech, Computer science and engineering, Acharya Nagarjuna University,

More information

Behavioral Simulator of Analog-to-Digital Converters

Behavioral Simulator of Analog-to-Digital Converters Behavioral Simulator of Analog-to-Digital Converters Grzegorz Zareba Olgierd. A. Palusinski University of Arizona Outline Introduction and Motivation Behavioral Simulator of Analog-to-Digital Converters

More information

THE content-addressable memory (CAM) is one of the most

THE content-addressable memory (CAM) is one of the most 254 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 1, JANUARY 2005 A 0.7-fJ/Bit/Search 2.2-ns Search Time Hybrid-Type TCAM Architecture Sungdae Choi, Kyomin Sohn, and Hoi-Jun Yoo Abstract This paper

More information

Module -18 Flip flops

Module -18 Flip flops 1 Module -18 Flip flops 1. Introduction 2. Comparison of latches and flip flops. 3. Clock the trigger signal 4. Flip flops 4.1. Level triggered flip flops SR, D and JK flip flops 4.2. Edge triggered flip

More information

Analyze whether the People s Republic of China Government should issue currency with larger face value

Analyze whether the People s Republic of China Government should issue currency with larger face value 2017 Analyze whether the People s Republic of China Government should issue currency with larger face value Good Hope School Ruby Leung Tiana Tsang Clarissa Wong Priscilla Yeung Background In 1984, China

More information

Architectures and circuits for timeinterleaved. Sandeep Gupta Teranetics, Santa Clara, CA

Architectures and circuits for timeinterleaved. Sandeep Gupta Teranetics, Santa Clara, CA Architectures and circuits for timeinterleaved ADC s Sandeep Gupta Teranetics, Santa Clara, CA Outline Introduction to time-interleaved architectures. Conventional Sampling architectures and their application

More information

Novel Error Recovery Architecture Based on Machine Learning

Novel Error Recovery Architecture Based on Machine Learning Novel Error Recovery Architecture Based on Machine Learning Cloud Zeng LITEON/Storage/NVM Lab Flash Memory Summit 2018 Santa Clara, CA 1 Error Recovery Flow Probability Density (Error Bits) FER (Frame

More information

In pursuit of high-density storage class memory

In pursuit of high-density storage class memory Edition October 2017 Semiconductor technology & processing In pursuit of high-density storage class memory A novel thermally stable GeSe-based selector paves the way to storage class memory applications.

More information

Analysis of RF requirements for Active Antenna System

Analysis of RF requirements for Active Antenna System 212 7th International ICST Conference on Communications and Networking in China (CHINACOM) Analysis of RF requirements for Active Antenna System Rong Zhou Department of Wireless Research Huawei Technology

More information

SEU Hardening Techniques for Retargetable, Scalable, Sub-Micron Digital Circuits and Libraries*

SEU Hardening Techniques for Retargetable, Scalable, Sub-Micron Digital Circuits and Libraries* SEU Hardening Techniques for Retargetable, Scalable, Sub-Micron Digital Circuits and Libraries* M. P. Baze, J. C. Killens, R. A. Paup, W. P. Snapp Boeing Space and Communications Seattle, WA * Work supported

More information

Analogue to Digital Conversion

Analogue to Digital Conversion Analogue to Digital Conversion Turns electrical input (voltage/current) into numeric value Parameters and requirements Resolution the granularity of the digital values Integral NonLinearity proportionality

More information

Physical-Layer Multicasting by Stochastic Beamforming and Alamouti Space-Time Coding

Physical-Layer Multicasting by Stochastic Beamforming and Alamouti Space-Time Coding Physical-Layer Multicasting by Stochastic Beamforming and Alamouti Space-Time Coding Anthony Man-Cho So Dept. of Systems Engineering and Engineering Management The Chinese University of Hong Kong (Joint

More information

Design of a Power Optimal Reversible FIR Filter for Speech Signal Processing

Design of a Power Optimal Reversible FIR Filter for Speech Signal Processing 2015 International Conference on Computer Communication and Informatics (ICCCI -2015), Jan. 08 10, 2015, Coimbatore, INDIA Design of a Power Optimal Reversible FIR Filter for Speech Signal Processing S.Padmapriya

More information

Design of Spread-Spectrum Communication System Based on FPGA

Design of Spread-Spectrum Communication System Based on FPGA Sensors & Transducers 203 by IFSA http://www.sensorsportal.com Design of Spread-Spectrum Communication System Based on FPGA Yixin Yan, Xiaolei Liu, 2* Xiaobing Zhang College Measurement Control Technology

More information

A New Architecture for Signed Radix-2 m Pure Array Multipliers

A New Architecture for Signed Radix-2 m Pure Array Multipliers A New Architecture for Signed Radi-2 m Pure Array Multipliers Eduardo Costa Sergio Bampi José Monteiro UCPel, Pelotas, Brazil UFRGS, P. Alegre, Brazil IST/INESC, Lisboa, Portugal ecosta@atlas.ucpel.tche.br

More information

CMPEN 411 VLSI Digital Circuits Spring Lecture 24: Peripheral Memory Circuits

CMPEN 411 VLSI Digital Circuits Spring Lecture 24: Peripheral Memory Circuits CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 24: Peripheral Memory Circuits [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp11

More information

Research on Flicker Measurement Algorithm Based on FFT

Research on Flicker Measurement Algorithm Based on FFT Available online at www.sciencedirect.com Energy Procedia 14 (01) 1709 1716 Conference Title Research on Flicker Measurement Algorithm Based on FFT Sansheng SHI, Liming GAO, Lei MA, Zhuoya CHEN, Yuxiao

More information

2014, IJARCSSE All Rights Reserved Page 459

2014, IJARCSSE All Rights Reserved Page 459 Volume 4, Issue 9, September 2014 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Verilog Implementation

More information

A New Connected-Component Labeling Algorithm

A New Connected-Component Labeling Algorithm A New Connected-Component Labeling Algorithm Yuyan Chao 1, Lifeng He 2, Kenji Suzuki 3, Qian Yu 4, Wei Tang 5 1.Shannxi University of Science and Technology, China & Nagoya Sangyo University, Aichi, Japan,

More information

Track and Vertex Reconstruction on GPUs for the Mu3e Experiment

Track and Vertex Reconstruction on GPUs for the Mu3e Experiment Track and Vertex Reconstruction on GPUs for the Mu3e Experiment Dorothea vom Bruch for the Mu3e Collaboration GPU Computing in High Energy Physics, Pisa September 11th, 2014 Physikalisches Institut Heidelberg

More information

ECE 6640 Digital Communications

ECE 6640 Digital Communications ECE 6640 Digital Communications Dr. Bradley J. Bazuin Assistant Professor Department of Electrical and Computer Engineering College of Engineering and Applied Sciences Chapter 8 8. Channel Coding: Part

More information

CS 110 Computer Architecture Lecture 11: Pipelining

CS 110 Computer Architecture Lecture 11: Pipelining CS 110 Computer Architecture Lecture 11: Pipelining Instructor: Sören Schwertfeger http://shtech.org/courses/ca/ School of Information Science and Technology SIST ShanghaiTech University Slides based on

More information

Analog to digital and digital to analog converters

Analog to digital and digital to analog converters Analog to digital and digital to analog converters A/D converter D/A converter ADC DAC ad da Number bases Decimal, base, numbers - 9 Binary, base, numbers and Oktal, base 8, numbers - 7 Hexadecimal, base

More information

Turn-to-Turn Fault Detection in Transformers Using Negative Sequence Currents

Turn-to-Turn Fault Detection in Transformers Using Negative Sequence Currents Turn-to-Turn Fault Detection in Transformers Using Negative Sequence Currents Mariya Babiy 1, Rama Gokaraju 1, Juan Carlos Garcia 2 1 University of Saskatchewan, Saskatoon, Canada 2 Manitoba HVDC Research

More information

Chapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver

Chapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver Chapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver 3.1 INTRODUCTION As last chapter description, we know that there is a nonlinearity relationship between luminance

More information

Imaging serial interface ROM

Imaging serial interface ROM Page 1 of 6 ( 3 of 32 ) United States Patent Application 20070024904 Kind Code A1 Baer; Richard L. ; et al. February 1, 2007 Imaging serial interface ROM Abstract Imaging serial interface ROM (ISIROM).

More information

Cooperative Sensing for Target Estimation and Target Localization

Cooperative Sensing for Target Estimation and Target Localization Preliminary Exam May 09, 2011 Cooperative Sensing for Target Estimation and Target Localization Wenshu Zhang Advisor: Dr. Liuqing Yang Department of Electrical & Computer Engineering Colorado State University

More information

Resource Blocks for EPoC Considerations. Avi Kliger, BZ Shen, Leo Montreuil Broadcom

Resource Blocks for EPoC Considerations. Avi Kliger, BZ Shen, Leo Montreuil Broadcom Resource Blocks for EPoC Considerations Avi Kliger, BZ Shen, Leo Montreuil Broadcom 1 RB Size Current Status in 802.3bn Size in number of symbols (M) Configurable and TBD Size in number of subcarriers

More information

ASYNCHRONOUS RAM ADDRESS TRANSITION DETECTION CIRCUIT

ASYNCHRONOUS RAM ADDRESS TRANSITION DETECTION CIRCUIT ASYNCHRONOUS RAM ADDRESS TRANSITION DETECTION CIRCUIT MR. HIMANSHU J. SHAH 1, ASST. PROF.VIRENDRASINGH TIWARI 2 1.MTech (Dc)Student,Department Of Electronics & Communication, Sagar Institute Of Research

More information

CSE502: Computer Architecture CSE 502: Computer Architecture

CSE502: Computer Architecture CSE 502: Computer Architecture CSE 502: Computer Architecture Out-of-Order Schedulers Data-Capture Scheduler Dispatch: read available operands from ARF/ROB, store in scheduler Commit: Missing operands filled in from bypass Issue: When

More information

Cognitive Cellular Systems in China Challenges, Solutions and Testbed

Cognitive Cellular Systems in China Challenges, Solutions and Testbed ITU-R SG 1/WP 1B WORKSHOP: SPECTRUM MANAGEMENT ISSUES ON THE USE OF WHITE SPACES BY COGNITIVE RADIO SYSTEMS (Geneva, 20 January 2014) Cognitive Cellular Systems in China Challenges, Solutions and Testbed

More information

Spatial Modulation Testbed

Spatial Modulation Testbed Modulation Testbed Professor Harald Haas Institute for Digital Communications (IDCOM) Joint Research Institute for Signal and Image Processing School of Engineering Classical Multiplexing MIMO Transmitter

More information

THIS supplemental material complements the main article

THIS supplemental material complements the main article Data-driven Evaluation of Anticipatory Networking in LTE Networks: Supplemental Material Nicola Bui, Member, IEEE and Joerg Widmer, Senior Member, IEEE Abstract This supplemental material complements the

More information

Distributed Systems. Clocks, Ordering, and Global Snapshots

Distributed Systems. Clocks, Ordering, and Global Snapshots Distributed Systems Clocks, Ordering, and Global Snapshots Björn Franke University of Edinburgh Logical clocks Why do we need clocks? To determine when one thing happened before another Can we determine

More information

Fuzzy Logic Based Robot Navigation In Uncertain Environments By Multisensor Integration

Fuzzy Logic Based Robot Navigation In Uncertain Environments By Multisensor Integration Proceedings of the 1994 IEEE International Conference on Multisensor Fusion and Integration for Intelligent Systems (MF1 94) Las Vega, NV Oct. 2-5, 1994 Fuzzy Logic Based Robot Navigation In Uncertain

More information

A novel sensing algorithm for Spin-Transfer-Torque magnetic RAM (STT-MRAM) by utilizing dynamic reference

A novel sensing algorithm for Spin-Transfer-Torque magnetic RAM (STT-MRAM) by utilizing dynamic reference A novel sensing algorithm for Spin-Transfer-Torque magnetic RAM (STT-MRAM) by utilizing dynamic reference Yong-Sik Park, Gyu-Hyun Kil, and Yun-Heub Song a) Department of Electronics and Computer Engineering,

More information

Lecture Topics. Announcements. Today: Pipelined Processors (P&H ) Next: continued. Milestone #4 (due 2/23) Milestone #5 (due 3/2)

Lecture Topics. Announcements. Today: Pipelined Processors (P&H ) Next: continued. Milestone #4 (due 2/23) Milestone #5 (due 3/2) Lecture Topics Today: Pipelined Processors (P&H 4.5-4.10) Next: continued 1 Announcements Milestone #4 (due 2/23) Milestone #5 (due 3/2) 2 1 ISA Implementations Three different strategies: single-cycle

More information

On the Off-chip Memory Latency of Real-Time Systems: Is DDR DRAM Really the Best Option? Mohamed Hassan

On the Off-chip Memory Latency of Real-Time Systems: Is DDR DRAM Really the Best Option? Mohamed Hassan On the Off-chip Memory Latency of eal-time Systems: Is DD DAM eally the Best Option? Mohamed Hassan Motivation 2 PEDICTABILITY DAMs 3 LDAM 4 esults 5 Outline Historically, SAMs have been the option for

More information

Using Linear Intersection for Node Location Computation in Wireless Sensor Networks 1)

Using Linear Intersection for Node Location Computation in Wireless Sensor Networks 1) Vol3, No6 ACTA AUTOMATICA SINICA November, 006 Using Linear Intersection for Node Location Computation in Wireless Sensor Networks 1) SHI Qin-Qin 1 HUO Hong 1 FANG Tao 1 LI De-Ren 1, 1 (Institute of Image

More information

Introduction (concepts and definitions)

Introduction (concepts and definitions) Objectives: Introduction (digital system design concepts and definitions). Advantages and drawbacks of digital techniques compared with analog. Digital Abstraction. Synchronous and Asynchronous Systems.

More information

Multiple Transient Faults in Combinational and Sequential Circuits: A Systematic Approach

Multiple Transient Faults in Combinational and Sequential Circuits: A Systematic Approach 5847 1 Multiple Transient Faults in Combinational and Sequential Circuits: A Systematic Approach Natasa Miskov-Zivanov, Member, IEEE, Diana Marculescu, Senior Member, IEEE Abstract Transient faults in

More information

FPGA IMPLEMENTATION OF RSEPD TECHNIQUE BASED IMPULSE NOISE REMOVAL

FPGA IMPLEMENTATION OF RSEPD TECHNIQUE BASED IMPULSE NOISE REMOVAL M RAJADURAI AND M SANTHI: FPGA IMPLEMENTATION OF RSEPD TECHNIQUE BASED IMPULSE NOISE REMOVAL DOI: 10.21917/ijivp.2013.0088 FPGA IMPLEMENTATION OF RSEPD TECHNIQUE BASED IMPULSE NOISE REMOVAL M. Rajadurai

More information

an Intuitive Logic Shifting Heuristic for Improving Timing Slack Violating Paths

an Intuitive Logic Shifting Heuristic for Improving Timing Slack Violating Paths an Intuitive Logic Shifting Heuristic for Improving Timing Slack Violating Paths Xing Wei, Wai-Chung Tang, Yu-Liang Wu Department of Computer Science and Engineering The Chinese University of Hong Kong

More information

GPU-accelerated track reconstruction in the ALICE High Level Trigger

GPU-accelerated track reconstruction in the ALICE High Level Trigger GPU-accelerated track reconstruction in the ALICE High Level Trigger David Rohr for the ALICE Collaboration Frankfurt Institute for Advanced Studies CHEP 2016, San Francisco ALICE at the LHC The Large

More information

Design and Implement of Low Power Consumption SRAM Based on Single Port Sense Amplifier in 65 nm

Design and Implement of Low Power Consumption SRAM Based on Single Port Sense Amplifier in 65 nm Journal of Computer and Communications, 2015, 3, 164-168 Published Online November 2015 in SciRes. http://www.scirp.org/journal/jcc http://dx.doi.org/10.4236/jcc.2015.311026 Design and Implement of Low

More information

Area and Energy-Efficient Crosstalk Avoidance Codes for On-Chip Buses

Area and Energy-Efficient Crosstalk Avoidance Codes for On-Chip Buses Area and Energy-Efficient Crosstalk Avoidance Codes for On-Chip Buses Srinivasa R. Sridhara, Arshad Ahmed, and Naresh R. Shanbhag Coordinated Science Laboratory/ECE Department University of Illinois at

More information

IJPSS Volume 2, Issue 9 ISSN:

IJPSS Volume 2, Issue 9 ISSN: INVESTIGATION OF HANDOVER IN WCDMA Kuldeep Sharma* Gagandeep** Virender Mehla** _ ABSTRACT Third generation wireless system is based on the WCDMA access technique. In this technique, all users share the

More information

II. Previous Work. III. New 8T Adder Design

II. Previous Work. III. New 8T Adder Design ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: High Performance Circuit Level Design For Multiplier Arun Kumar

More information

Research on Fuzzy Neural Network Assisted Train Positioning Based on GSM-R

Research on Fuzzy Neural Network Assisted Train Positioning Based on GSM-R Acta Technica 62 (2017), No. 6A, 313 320 c 2017 Institute of Thermomechanics CAS, v.v.i. Research on Fuzzy Neural Network Assisted Train Positioning Based on GSM-R Xiuhui Diao 1, Pengfei Wang 2, Weidong

More information

Sequential Multi-Channel Access Game in Distributed Cognitive Radio Networks

Sequential Multi-Channel Access Game in Distributed Cognitive Radio Networks Sequential Multi-Channel Access Game in Distributed Cognitive Radio Networks Chunxiao Jiang, Yan Chen, and K. J. Ray Liu Department of Electrical and Computer Engineering, University of Maryland, College

More information

Digital Integrated CircuitDesign

Digital Integrated CircuitDesign Digital Integrated CircuitDesign Lecture 13 Building Blocks (Multipliers) Register Adder Shift Register Adib Abrishamifar EE Department IUST Acknowledgement This lecture note has been summarized and categorized

More information

Nonlinear Multi-Error Correction Codes for Reliable MLC NAND Flash Memories Zhen Wang, Mark Karpovsky, Fellow, IEEE, and Ajay Joshi, Member, IEEE

Nonlinear Multi-Error Correction Codes for Reliable MLC NAND Flash Memories Zhen Wang, Mark Karpovsky, Fellow, IEEE, and Ajay Joshi, Member, IEEE IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 20, NO. 7, JULY 2012 1221 Nonlinear Multi-Error Correction Codes for Reliable MLC NAND Flash Memories Zhen Wang, Mark Karpovsky, Fellow,

More information

Combination of Dynamic-TDD and Static-TDD Based on Adaptive Power Control

Combination of Dynamic-TDD and Static-TDD Based on Adaptive Power Control Combination of Dynamic-TDD and Static-TDD Based on Adaptive Power Control Howon Lee and Dong-Ho Cho Department of Electrical Engineering and Computer Science Korea Advanced Institute of Science and Technology

More information

Analog to Digital Conversion

Analog to Digital Conversion Analog to Digital Conversion 02534567998 6 4 2 3 4 5 6 ANALOG to DIGITAL CONVERSION Analog variation (Continuous, smooth variation) Digitized Variation (Discrete set of points) N2 N1 Digitization applied

More information

A new method to recognize Dimension Sets and its application in Architectural Drawings. I. Introduction

A new method to recognize Dimension Sets and its application in Architectural Drawings. I. Introduction A new method to recognize Dimension Sets and its application in Architectural Drawings Yalin Wang, Long Tang, Zesheng Tang P O Box 84-187, Tsinghua University Postoffice Beijing 100084, PRChina Email:

More information

Implementation of High Precision Time to Digital Converters in FPGA Devices

Implementation of High Precision Time to Digital Converters in FPGA Devices Implementation of High Precision Time to Digital Converters in FPGA Devices Tobias Harion () Implementation of HPTDCs in FPGAs January 22, 2010 1 / 27 Contents: 1 Methods for time interval measurements

More information

LDPC Decoding: VLSI Architectures and Implementations

LDPC Decoding: VLSI Architectures and Implementations LDPC Decoding: VLSI Architectures and Implementations Module : LDPC Decoding Ned Varnica varnica@gmail.com Marvell Semiconductor Inc Overview Error Correction Codes (ECC) Intro to Low-density parity-check

More information

II. FRAME STRUCTURE In this section, we present the downlink frame structure of 3GPP LTE and WiMAX standards. Here, we consider

II. FRAME STRUCTURE In this section, we present the downlink frame structure of 3GPP LTE and WiMAX standards. Here, we consider Forward Error Correction Decoding for WiMAX and 3GPP LTE Modems Seok-Jun Lee, Manish Goel, Yuming Zhu, Jing-Fei Ren, and Yang Sun DSPS R&D Center, Texas Instruments ECE Depart., Rice University {seokjun,

More information

(

( AN INTRODUCTION TO CAMAC (http://www-esd.fnal.gov/esd/catalog/intro/introcam.htm) Computer Automated Measurement And Control, (CAMAC), is a modular data handling system used at almost every nuclear physics

More information

Digital Microelectronic Circuits ( ) CMOS Digital Logic. Lecture 6: Presented by: Adam Teman

Digital Microelectronic Circuits ( ) CMOS Digital Logic. Lecture 6: Presented by: Adam Teman Digital Microelectronic Circuits (361-1-3021 ) Presented by: Adam Teman Lecture 6: CMOS Digital Logic 1 Last Lectures The CMOS Inverter CMOS Capacitance Driving a Load 2 This Lecture Now that we know all

More information

64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs

64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs 241/42 fax id: 549 CY7C4421/421/4211/4221 64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs Features High-speed, low-power, first-in, first-out (FIFO) memories 64 x 9 (CY7C4421) 256 x 9 (CY7C421) 512 x 9 (CY7C4211)

More information