High-density CMOS Bioelectronic Chip
|
|
- Francis Sims
- 6 years ago
- Views:
Transcription
1 Direktes Ankoppeln von Hirnzellen an Mikroelektronik 20 μm 50 m Andreas Hierlemann Slide 1 Outline Bioelectronics Fundamentals electrogenic cells action potentials measurements of electric activity CMOS Bioelectronics CMOS, why CMOS? bioelectronic i chips High-density CMOS Bioelectronic Chip high-density electrode realization circuitry, system and packaging Cell Recordings single-cell localization in slices tracing of axonal signal propagation Andreas Hierlemann Slide 2
2 Interfacing Cells with Microelectronics Physiological electrolyte solution Electro-active cell Ionic species and charge transport Na +,K + ion mobility: x10-8 m 2 /Vs Electrode Microelectronics or CMOS chip Electrons,, mobility in Si: 0.15 m 2 /Vs Andreas Hierlemann Slide 3 Neurons or Brain Cells 20 m Human brain: neurons Neuron connected to more than 1000 others Neurons: electro-active cells (K +, Na + ) Neuronal communication: electric signals, action potentials chemical signals between cells (synapses) Andreas Hierlemann Slide 4
3 Neurons µm axon hillock axon µm dendrites cell body action potential axon terminals input integration signal conduction output Andreas Hierlemann Slide 5 Membrane Potential Cytosol Extracellular fluid 140 mm K + 4 mm K + K + channel Channels: - + voltage-gated Na + channel 12 mm Na mm Na + Cl - channel 4 mm Cl mm Cl mm A - 34 mm A - Cell resting potential about -70mV, mainly due to open K + -channels Andreas Hierlemann Slide 6
4 Action Potential Ion permeab bility [mmo ol/cm 2 ] Na + permeability K + permeability time [ms] Andreas Hierlemann Slide 7 Standard Method: Patch Clamp Patch Clamp + Transmembrane measurement I / V + Action potential: 100 mv PP + Single ion channels - Invasive method - Reduced life time - Limited number of cells Neuron Adapted from: Lodish et al Andreas Hierlemann Slide 8
5 Extracellular Recording Ion channels Intracellular signal Electrogenic Cell I Na I K 1 ms mv CMOS chip Sensor Area Gap Passivation Circuitry 100 μv V 1 ms Extracellular signal Andreas Hierlemann Slide 9 Microelectronics Technology: Complementary Metal Oxide Semiconductor (CMOS) Intermetal oxide Passivation Metal 2 Nitride Metal 1 Polysilicon Materials: S n-well PMOS p-silicon substrate D D S n+ Gate Contact oxide oxide p+ NMOS Field oxide Silicon substrate Doped silicon Polysilicon Silicon oxide layers Silicon nitride layers Aluminum metal Biocompatibility! Andreas Hierlemann Slide 10
6 Why CMOS or Microelectronics Technology? Signal Quality On-chip signal conditioning close to signal source, enabling function: Miniaturization ation without t performance loss Capability to handle small feature size and minute signals Connectivity On-chip multiplexing, signals from transducers via few connections Capability of massively parallel or multi-parameter detection Usability Standard interfaces and data handling, experimental protocols High-performance systems (standalone) that are easy to use (nonexperts) Standard Semiconductor Technology (CMOS) Andreas Hierlemann Slide 11 High-Density Electrode Arrays Why high electrode density? Details of signal evolution Subcellular resolution Dynamics on network level How to achieve (sub)-cellular resolution Constraining the cells High-density electrode array G. Zeck et al., PNAS, 2001 A. Lambacher et al., Applied Phys A, 2004 Andreas Hierlemann Slide 12
7 High-Density Chip Micrograph High-density electrodes High-performance electronics Electrode pitch: 17 µm Electrode diameter: 7 µm Sampling at 20 khz 126 Electrodes simultaneously readable from Chip size: 71x65mm Andreas Hierlemann Slide 13 Chip Schematic Gain: in 18 steps Transmitter HP: 0.3Hz, first order 3.2MHz, 9b LP: 4kHz 14kHz, second order MUX, ADC control ADC: 8b, SA, 20kHz/channel frame counter, CRC DAC: 8b (stimulation) Receiver Supply: 3.3V (digital), 5V (analog) serial decode commands CMOS: 0.6µm, 3M2P configure array, settings Andreas Hierlemann Slide 14
8 Fabricated & Packaged System Cultivation time: Months Re-usable Andreas Hierlemann Slide 15 Rat Acute Parasagittal Cerebellar Slice 2 mm Long-Evans rat slice 1.8 mm Cooperation: o Prof. U. Egert, University of Freiburg, D Andreas Hierlemann Slide 16
9 Electrical Activity Map Spontaneous activity x Probed electrodes Events detected with a threshold of ±36 µv and an event rate of: 0.2 Hz 1 Hz 1H Hz 10 Hz 10 Hz 100 Hz > 100 Hz Andreas Hierlemann Slide 17 Acute Brain Slices: Spike Traces Long-Evans rat Parasagittal cerebellar slice Spontaneous activity Andreas Hierlemann Slide 18
10 Spike Sorting Assign events according to signal shape to different neurons High electrode density allows to apply Independent Component Analysis (ICA) Output: - time stamps - spike-triggered averages, footprints Andreas Hierlemann Slide 19 Purkinje Cell: Extracellularly Measured Action Potential Andreas Hierlemann Slide 20 Center of negative peaks Equipotential at half min. peak (-63 µv) Center of positive peaks Equipotential at half max. peak (18 µv)
11 Localization of Identified Cells Andreas Hierlemann Slide 21 Temporal Evolution of Action Potential Dynamic evolution of measured action potential ti Current sources / sinks Andreas Hierlemann Slide 22
12 Temporal Evolution of Action Potential Current sources / sinks Action potential: ~ 0.6 ms Andreas Hierlemann Slide 23 High-Density Chip: Dissociated Neurons 3200 Electrodes per mm 2 Pitch: 17 µm Electrode Ø: 7 µm DRG neurons (DIV 2) 10 μm Andreas Hierlemann Slide 24
13 Elicited Activity upon Stimulation Andreas Hierlemann Slide 25 Summary CMOS suitable technology platform to interface with living i cells Chips function in biological environment and vice versa Important features: (1) Signal quality: Signal conditioning, A/D conversion on chip (2) Connectivity: Multiplexing to overcome interconnection limitation (3) Ease of use due to integrated t functionality Bioelectronic systems High temporal and spatial resolution recording capabilities Recording of physiological details at sub-cellular resolution and, at the same time, at network level (dynamic configuration in 1 ms) Use: Fundamentals of information processing or pharmacological testing Andreas Hierlemann Slide 26
A CMOS-based Tactile Sensor for Continuous Blood Pressure Monitoring
A CMOS-based Tactile Sensor for Continuous Blood Pressure Monitoring K.-U. Kirstein 1, J. Sedivy 2, T. Salo 1, C. Hagleitner 3, T. Vancura 1, A. Hierlemann 1 1 : Physical Electronics Laboratory, ETH Zurich,
More informationIntegrated Sensors. David Cumming Department of Electronics and Electrical Engineering University of Glasgow
Integrated Sensors David Cumming Department of Electronics and Electrical Engineering University of Glasgow Outline Microelectronics Medical Devices Sensing-system-on-chip Extracellular ion imaging Cheap
More information2.8 - CMOS TECHNOLOGY
CMOS Technology (6/7/00) Page 1 2.8 - CMOS TECHNOLOGY INTRODUCTION Objective The objective of this presentation is: 1.) Illustrate the fabrication sequence for a typical MOS transistor 2.) Show the physical
More informationComputer-Based Project on VLSI Design Co 3/8
Computer-Based Project on VLSI Design Co 3/8 This pamphlet describes a laboratory activity based on a former third year EIST experiment. Its purpose is the measurement of the switching speed of some CMOS
More informationELC-03XS. Versatile All-in-One Amplifier
ELC-03XS Versatile All-in-One Amplifier ELC amplifiers are multi technique systems where researchers can combine traditional patch and microelectrode recording with electrical stimulation, dye application
More informationIntegrate-and-Fire Neuron Circuit and Synaptic Device with Floating Body MOSFETs
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.6, DECEMBER, 2014 http://dx.doi.org/10.5573/jsts.2014.14.6.755 Integrate-and-Fire Neuron Circuit and Synaptic Device with Floating Body MOSFETs
More information3/24/11. Introduction! Electrogenic cell
March 2011 Introduction! Electrogenic cell Electrode/electrolyte interface! Electrical double layer! Half-cell potential! Polarization! Electrode equivalent circuits Biopotential electrodes! Body surface
More informationSupplementary Materials for
advances.sciencemag.org/cgi/content/full/2/6/e1501326/dc1 Supplementary Materials for Organic core-sheath nanowire artificial synapses with femtojoule energy consumption Wentao Xu, Sung-Yong Min, Hyunsang
More informationEMT 251 Introduction to IC Design
EMT 251 Introduction to IC Design (Pengantar Rekabentuk Litar Terkamir) Semester II 2011/2012 Introduction to IC design and Transistor Fundamental Some Keywords! Very-large-scale-integration (VLSI) is
More informationTransistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.
Unit 1 Basic MOS Technology Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Levels of Integration:- i) SSI:-
More informationA fps CMOS Ion-Image Sensor with Suppressed Fixed-Pattern-Noise for Accurate High-throughput DNA Sequencing
A 64 64 1200fps CMOS Ion-Image Sensor with Suppressed Fixed-Pattern-Noise for Accurate High-throughput DNA Sequencing Xiwei Huang, Fei Wang, Jing Guo, Mei Yan, Hao Yu*, and Kiat Seng Yeo School of Electrical
More informationLab #9: Compound Action Potentials in the Toad Sciatic Nerve
Lab #9: Compound Action Potentials in the Toad Sciatic Nerve In this experiment, you will measure compound action potentials (CAPs) from an isolated toad sciatic nerve to illustrate the basic physiological
More informationComputer-Based Project on VLSI Design Co 3/7
Computer-Based Project on VLSI Design Co 3/7 Electrical Characterisation of CMOS Ring Oscillator This pamphlet describes a laboratory activity based on an integrated circuit originally designed and tested
More informationINTRODUCTION TO MOS TECHNOLOGY
INTRODUCTION TO MOS TECHNOLOGY 1. The MOS transistor The most basic element in the design of a large scale integrated circuit is the transistor. For the processes we will discuss, the type of transistor
More informationDevelopment of a Bi-Directional Electronics Platform for Advanced Neural Applications
University of South Florida Scholar Commons Graduate Theses and Dissertations Graduate School January 2012 Development of a Bi-Directional Electronics Platform for Advanced Neural Applications Luca Abbati
More informationISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7
ISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7 15.7 A 4µA-Quiescent-Current Dual-Mode Buck Converter IC for Cellular Phone Applications Jinwen Xiao, Angel Peterchev, Jianhui Zhang, Seth Sanders
More informationField-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;
Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known
More informationSony IMX Megapixel, 1.4 µm Pixel 1/3.2 Optical Format CMOS Image Sensor
Sony IMX046 8.11 Megapixel, 1.4 µm Pixel 1/3.2 Optical Format CMOS Image Sensor Imager Process Review For comments, questions, or more information about this report, or for any additional technical needs
More information6.012 Microelectronic Devices and Circuits
MIT, Spring 2003 6.012 Microelectronic Devices and Circuits Jesús del Alamo Dimitri Antoniadis, Judy Hoyt, Charles Sodini Pablo Acosta, Susan Luschas, Jorg Scholvin, Niamh Waldron Lecture 1 6.012 overview
More informationCardiomyocytes voltage and calcium activity recording with a fast plate reader : 2. What are the basis of the signals recorded with FluoVolt?
High throughput optical recording of voltage and calcium signals of human ips-derived cardiomyocytes for drug screening and cell lines characterization Cardiomyocytes voltage and calcium activity recording
More informationPower MOSFET Zheng Yang (ERF 3017,
ECE442 Power Semiconductor Devices and Integrated Circuits Power MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Evolution of low-voltage (
More informationFundamentals of CMOS Image Sensors
CHAPTER 2 Fundamentals of CMOS Image Sensors Mixed-Signal IC Design for Image Sensor 2-1 Outline Photoelectric Effect Photodetectors CMOS Image Sensor(CIS) Array Architecture CIS Peripherals Design Considerations
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): bucketloads! Complementary Metal Oxide Semiconductor Fast, cheap, low power
More information6.012 Microelectronic Devices and Circuits
MIT, Spring 2009 6.012 Microelectronic Devices and Circuits Charles G. Sodini Jing Kong Shaya Famini, Stephanie Hsu, Ming Tang Lecture 1 6.012 Overview Contents: Overview of 6.012 Reading Assignment: Howe
More informationCompact Modeling of Silicon Carbide Lateral FETs for High Temperature Analog and Digital Circuits
Compact Modeling of Silicon Carbide Lateral FETs for High Temperature Analog and Digital Circuits Avinash S. Kashyap Cheng-Po Chen Vinayak Tilak GE Global Research Center 12/7/2011 Overview Program Objectives:
More information420 Intro to VLSI Design
Dept of Electrical and Computer Engineering 420 Intro to VLSI Design Lecture 0: Course Introduction and Overview Valencia M. Joyner Spring 2005 Getting Started Syllabus About the Instructor Labs, Problem
More informationMicroelectronic sensors for impedance measurements and analysis
Microelectronic sensors for impedance measurements and analysis Ph.D in Electronics, Computer Science and Telecommunications Ph.D Student: Roberto Cardu Ph.D Tutor: Prof. Roberto Guerrieri Summary 3D integration
More informationDesign of Clamped-Clamped Beam Resonator in Thick-Film Epitaxial Polysilicon Technology
Design of Clamped-Clamped Beam Resonator in Thick-Film Epitaxial Polysilicon Technology D. Galayko, A. Kaiser, B. Legrand, L. Buchaillot, D. Collard, C. Combi IEMN-ISEN UMR CNRS 8520 Lille, France ST MICROELECTRONICS
More information4.1 Device Structure and Physical Operation
10/12/2004 4_1 Device Structure and Physical Operation blank.doc 1/2 4.1 Device Structure and Physical Operation Reading Assignment: pp. 235-248 Chapter 4 covers Field Effect Transistors ( ) Specifically,
More informationTopic 3. CMOS Fabrication Process
Topic 3 CMOS Fabrication Process Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Lecture 3-1 Layout of a Inverter
More informationLarge Scale Imaging of the Retina. 1. The Retina a Biological Pixel Detector 2. Probing the Retina
Large Scale Imaging of the Retina 1. The Retina a Biological Pixel Detector 2. Probing the Retina understand the language used by the eye to send information about the visual world to the brain use techniques
More informationAtomic-layer deposition of ultrathin gate dielectrics and Si new functional devices
Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices Anri Nakajima Research Center for Nanodevices and Systems, Hiroshima University 1-4-2 Kagamiyama, Higashi-Hiroshima,
More informationLecture Introduction
Lecture 1 6.012 Introduction 1. Overview of 6.012 Outline 2. Key conclusions of 6.012 Reading Assignment: Howe and Sodini, Chapter 1 6.012 Electronic Devices and Circuits-Fall 200 Lecture 1 1 Overview
More information2009 Spring CS211 Digital Systems & Lab 1 CHAPTER 3: TECHNOLOGY (PART 2)
1 CHAPTER 3: IMPLEMENTATION TECHNOLOGY (PART 2) Whatwillwelearninthischapter? we learn in this 2 How transistors operate and form simple switches CMOS logic gates IC technology FPGAs and other PLDs Basic
More informationA piece of white paper can be 1,000,000,000 times brighter in outdoor sunlight than in a moonless night.
Light intensities range across 9 orders of magnitude. A piece of white paper can be 1,000,000,000 times brighter in outdoor sunlight than in a moonless night. But in a given lighting condition, light ranges
More informationGate Drive Optimisation
Gate Drive Optimisation 1. Background Driving of gates of MOSFET, IGBT and SiC/GaN switching devices is a fundamental requirement in power conversion. In the case of ground-referenced drives this is relatively
More informationEE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02
EE 5611 Introduction to Microelectronic Technologies Fall 2014 Thursday, September 04, 2014 Lecture 02 1 Lecture Outline Review on semiconductor materials Review on microelectronic devices Example of microelectronic
More informationLayout of a Inverter. Topic 3. CMOS Fabrication Process. The CMOS Process - photolithography (2) The CMOS Process - photolithography (1) v o.
Layout of a Inverter Topic 3 CMOS Fabrication Process V DD Q p Peter Cheung Department of Electrical & Electronic Engineering Imperial College London v i v o Q n URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk
More informationStatic Random Access Memory - SRAM Dr. Lynn Fuller Webpage:
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Static Random Access Memory - SRAM Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Email:
More informationSony IMX018 CMOS Image Sensor Imager Process Review
September 6, 2006 Sony IMX018 CMOS Image Sensor Imager Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor technology,
More informationA Prototype Amplifier-Discriminator Chip for the GLAST Silicon-Strip Tracker
A Prototype Amplifier-Discriminator Chip for the GLAST Silicon-Strip Tracker Robert P. Johnson Pavel Poplevin Hartmut Sadrozinski Ned Spencer Santa Cruz Institute for Particle Physics The GLAST Project
More informationChapter 3 Digital Logic Structures
Chapter 3 Digital Logic Structures Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium 4 (2000): 48 million IBM PowerPC 750FX (2002): 38 million IBM/Apple
More informationPanasonic DMC-GH Mp, 4.4 µm Pixel Size LiveMOS Image Sensor from Panasonic LUMIX DMC-GH1 Micro Four Thirds Digital Interchangeable Lens Camera
Panasonic DMC-GH1 12.1 Mp, 4.4 µm Pixel Size LiveMOS Image Sensor from Panasonic LUMIX DMC-GH1 Micro Four Thirds Digital Interchangeable Lens Camera Imager Process Review For comments, questions, or more
More informationwrite-nanocircuits Direct-write Jaebum Joo and Joseph M. Jacobson Molecular Machines, Media Lab Massachusetts Institute of Technology, Cambridge, MA
Fab-in in-a-box: Direct-write write-nanocircuits Jaebum Joo and Joseph M. Jacobson Massachusetts Institute of Technology, Cambridge, MA April 17, 2008 Avogadro Scale Computing / 1 Avogadro number s? Intel
More informationBiosensors and Instrumentation: Tutorial 3
Biosensors and Instrumentation: Tutorial 3 1 1. A schematic cross section of an ion sensitive field effect transistor (ISFET) is shown in figure 1. Vref Solution eference Electrode Encapsulation SiO2 nsi
More informationEE105 Fall 2015 Microelectronic Devices and Circuits Multi-Stage Amplifiers. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE105 Fall 2015 Microelectronic Devices and Circuits Multi-Stage Amplifiers Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) Differential & Common Mode Signals Why Differential? Differential
More informationSWITCHED CAPACITOR BASED IMPLEMENTATION OF INTEGRATE AND FIRE NEURAL NETWORKS
Journal of ELECTRICAL ENGINEERING, VOL. 54, NO. 7-8, 23, 28 212 SWITCHED CAPACITOR BASED IMPLEMENTATION OF INTEGRATE AND FIRE NEURAL NETWORKS Daniel Hajtáš Daniela Ďuračková This paper is dealing with
More informationMagnaChip MC511DB 1.3 Megapixel CMOS Image Sensor 0.18 µm Process
MagnaChip MC511DB 1.3 Megapixel CMOS Image Sensor 0.18 µm Process Imager Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning
More informationConverter IC for Cellular Phone. Mode Digitally-Controlled Buck. A 4 µa-quiescent-current Dual- Applications. Jianhui Zhang Prof.
A 4 µa-quiescent-current Dual- Mode Digitally-Controlled Buck Converter IC for Cellular Phone Applications Jinwen Xiao Angel Peterchev Jianhui Zhang Prof. Seth Sanders Power Electronics Group Dept. of
More informationJohn Lazzaro and John Wawrzynek Computer Science Division UC Berkeley Berkeley, CA, 94720
LOW-POWER SILICON NEURONS, AXONS, AND SYNAPSES John Lazzaro and John Wawrzynek Computer Science Division UC Berkeley Berkeley, CA, 94720 Power consumption is the dominant design issue for battery-powered
More informationSUPPLEMENTARY INFORMATION
Vertical nanowire electrode arrays as a scalable platform for intracellular interfacing to neuronal circuits Jacob T. Robinson, 1* Marsela Jorgolli, 2* Alex K. Shalek, 1 Myung-Han Yoon, 1 Rona S. Gertner,
More informationSilicon Photonics Technology Platform To Advance The Development Of Optical Interconnects
Silicon Photonics Technology Platform To Advance The Development Of Optical Interconnects By Mieke Van Bavel, science editor, imec, Belgium; Joris Van Campenhout, imec, Belgium; Wim Bogaerts, imec s associated
More informationDevice Technologies. Yau - 1
Device Technologies Yau - 1 Objectives After studying the material in this chapter, you will be able to: 1. Identify differences between analog and digital devices and passive and active components. Explain
More informationDevice Technology( Part 2 ): CMOS IC Technologies
1 Device Technology( Part 2 ): CMOS IC Technologies Chapter 3 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Saroj Kumar Patra, Department of Electronics and Telecommunication, Norwegian
More informationEE C245 ME C218 Introduction to MEMS Design
EE C45 ME C18 Introduction to MEMS Design Fall 008 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 9470 Lecture 7: Noise &
More informationHI-201HS. High Speed Quad SPST CMOS Analog Switch
SEMICONDUCTOR HI-HS December 99 Features Fast Switching Times, N = ns, FF = ns Low ON Resistance of Ω Pin Compatible with Standard HI- Wide Analog Voltage Range (±V Supplies) of ±V Low Charge Injection
More informationLow Power Design of Successive Approximation Registers
Low Power Design of Successive Approximation Registers Rabeeh Majidi ECE Department, Worcester Polytechnic Institute, Worcester MA USA rabeehm@ece.wpi.edu Abstract: This paper presents low power design
More informationLecture Wrap up. December 13, 2005
6.012 Microelectronic Devices and Circuits Fall 2005 Lecture 26 1 Lecture 26 6.012 Wrap up December 13, 2005 Contents: 1. 6.012 wrap up Announcements: Final exam TA review session: December 16, 7:30 9:30
More informationSamsung S5K3BAFB 2 Megapixel CMOS Image Sensor 0.13 µm Copper CMOS Process Process Review Report
October 13, 2006 Samsung S5K3BAFB 2 Megapixel CMOS Image Sensor 0.13 µm Copper CMOS Process Process Review Report (with Optional TEM Analysis) For comments, questions, or more information about this report,
More informationDigital Systems Laboratory
2012 Fall CSE140L Digital Systems Laboratory Lecture #2 by Dr. Choon Kim CSE Department, UCSD chk034@eng.ucsd.edu Lecture #2 1 Digital Technologies CPU(Central Processing Unit) GPU(Graphics Processing
More informationMatrix Semiconductor One Time Programmable Memory
December 22, 2004 Matrix Semiconductor 11247-01-99 One Time Programmable Memory Structural Analysis For questions, comments, or more information about this report, or for any additional technical needs
More informationThis Week s Subject. DRAM & Flexible RRAM. p-channel MOSFET (PMOS) CMOS: Complementary Metal Oxide Semiconductor
DRAM & Flexible RRAM This Week s Subject p-channel MOSFET (PMOS) CMOS: Complementary Metal Oxide Semiconductor CMOS Logic Inverter NAND gate NOR gate CMOS Integration & Layout GaAs MESFET (JFET) 1 Flexible
More informationMEMS in ECE at CMU. Gary K. Fedder
MEMS in ECE at CMU Gary K. Fedder Department of Electrical and Computer Engineering and The Robotics Institute Carnegie Mellon University Pittsburgh, PA 15213-3890 fedder@ece.cmu.edu http://www.ece.cmu.edu/~mems
More informationA NEURAL RECORDING FRONT END FOR MULTI-CHANNEL WIRELESS IMPLANTABLE APPLICATIONS
A NEURAL RECORDING FRONT END FOR MULTI-CHANNEL WIRELESS IMPLANTABLE APPLICATIONS By Haitao Li A THESIS Submitted to Michigan State University in partial fulfillment of the requirements for the degree of
More informationA Foveated Visual Tracking Chip
TP 2.1: A Foveated Visual Tracking Chip Ralph Etienne-Cummings¹, ², Jan Van der Spiegel¹, ³, Paul Mueller¹, Mao-zhu Zhang¹ ¹Corticon Inc., Philadelphia, PA ²Department of Electrical Engineering, Southern
More informationModule 2: CMOS FEOL Analysis
Module 2: CMOS FEOL Analysis Manufacturer Device # 2 About Chipworks Chipworks is the recognized leader in reverse engineering and patent infringement analysis of semiconductors and electronic systems.
More informationTechniques for Pixel Level Analog to Digital Conversion
Techniques for Level Analog to Digital Conversion Boyd Fowler, David Yang, and Abbas El Gamal Stanford University Aerosense 98 3360-1 1 Approaches to Integrating ADC with Image Sensor Chip Level Image
More informationHot Topics and Cool Ideas in Scaled CMOS Analog Design
Engineering Insights 2006 Hot Topics and Cool Ideas in Scaled CMOS Analog Design C. Patrick Yue ECE, UCSB October 27, 2006 Slide 1 Our Research Focus High-speed analog and RF circuits Device modeling,
More informationCell-chip coupling for bioelectronic devices. Lab manual
Ferienpraktikum Nanoelektronik Cell-chip coupling for bioelectronic devices Lab manual September 3 rd 9 th 2012 Forschungszentrum Jülich Francesca Santoro, Sergii Pud, Bernhard Wolfrum (PGI-8/ICS-8, Forschungszentrum
More informationNanowire Nanoelectronics: Building Interfaces with Tissue and Cells at the Natural Scale of Biology Tzahi Cohen-Karni, Harvard University.
Nanowire Nanoelectronics: Building Interfaces with Tissue and Cells at the Natural Scale of Biology Tzahi Cohen-Karni, Harvard University. Advisor: Charles M. Lieber, Chemistry and Chemical Biology, Harvard
More informationCHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC
94 CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC 6.1 INTRODUCTION The semiconductor digital circuits began with the Resistor Diode Logic (RDL) which was smaller in size, faster
More informationA new Photon Counting Detector: Intensified CMOS- APS
A new Photon Counting Detector: Intensified CMOS- APS M. Belluso 1, G. Bonanno 1, A. Calì 1, A. Carbone 3, R. Cosentino 1, A. Modica 4, S. Scuderi 1, C. Timpanaro 1, M. Uslenghi 2 1-I.N.A.F.-Osservatorio
More informationhttp://clicdp.cern.ch Hybrid Pixel Detectors with Active-Edge Sensors for the CLIC Vertex Detector Simon Spannagel on behalf of the CLICdp Collaboration Experimental Conditions at CLIC CLIC beam structure
More informationMultiplexer for Capacitive sensors
DATASHEET Multiplexer for Capacitive sensors Multiplexer for Capacitive Sensors page 1/7 Features Very well suited for multiple-capacitance measurement Low-cost CMOS Low output impedance Rail-to-rail digital
More informationDigital Design and System Implementation. Overview of Physical Implementations
Digital Design and System Implementation Overview of Physical Implementations CMOS devices CMOS transistor circuit functional behavior Basic logic gates Transmission gates Tri-state buffers Flip-flops
More informationSignal Integrity Design of TSV-Based 3D IC
Signal Integrity Design of TSV-Based 3D IC October 24, 21 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr 1 Contents 1) Driving Forces of TSV based 3D IC 2) Signal Integrity Issues
More informationGallium nitride (GaN)
80 Technology focus: GaN power electronics Vertical, CMOS and dual-gate approaches to gallium nitride power electronics US research company HRL Laboratories has published a number of papers concerning
More informationELEN6350. Summary: High Dynamic Range Photodetector Hassan Eddrees, Matt Bajor
ELEN6350 High Dynamic Range Photodetector Hassan Eddrees, Matt Bajor Summary: The use of image sensors presents several limitations for visible light spectrometers. Both CCD and CMOS one dimensional imagers
More informationTransmitting Performance Evaluation of ASICs for CMUT-Based Portable Ultrasound Scanners
Downloaded from orbit.dtu.dk on: Jul 23, 2018 Transmitting Performance Evaluation of ASICs for CMUT-Based Portable Ultrasound Scanners Llimos Muntal, Pere; Diederichsen, Søren Elmin; Jørgensen, Ivan Harald
More informationIntegrated Circuit Technology (Course Code: EE662) Lecture 1: Introduction
Indian Institute of Technology Jodhpur, Year 2015 2016 Integrated Circuit Technology (Course Code: EE662) Lecture 1: Introduction Course Instructor: Shree Prakash Tiwari, Ph.D. Email: sptiwari@iitj.ac.in
More informationULTRA-LOW POWER PLATFORMS FOR HUMAN ENHANCEMENT
ULTRA-LOW POWER PLATFORMS FOR HUMAN ENHANCEMENT Energy-Efficient Systems Symposium Berkeley, November 2011 Jan M. Rabaey Donald O. Pederson Distinguished Prof. University of California at Berkeley Scientific
More informationA new Photon Counting Detector: Intensified CMOS- APS
A new Photon Counting Detector: Intensified CMOS- APS M. Belluso 1, G. Bonanno 1, A. Calì 1, A. Carbone 3, R. Cosentino 1, A. Modica 4, S. Scuderi 1, C. Timpanaro 1, M. Uslenghi 2 1- I.N.A.F.-Osservatorio
More informationUNIT-II LOW POWER VLSI DESIGN APPROACHES
UNIT-II LOW POWER VLSI DESIGN APPROACHES Low power Design through Voltage Scaling: The switching power dissipation in CMOS digital integrated circuits is a strong function of the power supply voltage.
More informationMulti-Element Si Sensor with Readout ASIC for EXAFS Spectroscopy 1
Multi-Element Si Sensor with Readout ASIC for EXAFS Spectroscopy 1 Gianluigi De Geronimo a, Paul O Connor a, Rolf H. Beuttenmuller b, Zheng Li b, Antony J. Kuczewski c, D. Peter Siddons c a Microelectronics
More informationDesign cycle for MEMS
Design cycle for MEMS Design cycle for ICs IC Process Selection nmos CMOS BiCMOS ECL for logic for I/O and driver circuit for critical high speed parts of the system The Real Estate of a Wafer MOS Transistor
More informationHigh Density Optoelectrical Neural Interfaces for Direct Stimulation and Recording of Neural Activity
Maysam Chamanzar Carnegie Mellon University High Density Optoelectrical Neural Interfaces for Direct Stimulation and Recording of Neural Activity Jay W. Reddy, Ibrahim Kimukin, Elias Towe, Maysam Chamanzar
More informationIntegrate-and-Fire Neuron Circuit and Synaptic Device using Floating Body MOSFET with Spike Timing- Dependent Plasticity
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.15, NO.6, DECEMBER, 2015 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2015.15.6.658 ISSN(Online) 2233-4866 Integrate-and-Fire Neuron Circuit
More informationIntel s High-k/Metal Gate Announcement. November 4th, 2003
Intel s High-k/Metal Gate Announcement November 4th, 2003 1 What are we announcing? Intel has made significant progress in future transistor materials Two key parts of this new transistor are: The gate
More informationEVALUATION OF RADIATION HARDNESS DESIGN TECHNIQUES TO IMPROVE RADIATION TOLERANCE FOR CMOS IMAGE SENSORS DEDICATED TO SPACE APPLICATIONS
EVALUATION OF RADIATION HARDNESS DESIGN TECHNIQUES TO IMPROVE RADIATION TOLERANCE FOR CMOS IMAGE SENSORS DEDICATED TO SPACE APPLICATIONS P. MARTIN-GONTHIER, F. CORBIERE, N. HUGER, M. ESTRIBEAU, C. ENGEL,
More informationEE M255, BME M260, NS M206:
EE M255, BME M260, NS M206: NeuroEngineering Lecture Set 6: Neural Recording Prof. Dejan Markovic Agenda Neural Recording EE Model System Components Wireless Tx 6.2 Neural Recording Electrodes sense action
More informationChalcogenide Memory, Logic and Processing Devices. Prof C David Wright Department of Engineering University of Exeter
Chalcogenide Memory, Logic and Processing Devices Prof C David Wright Department of Engineering University of Exeter (david.wright@exeter.ac.uk) Acknowledgements University of Exeter Yat-Yin Au, Jorge
More informationPutting It All Together: Computer Architecture and the Digital Camera
461 Putting It All Together: Computer Architecture and the Digital Camera This book covers many topics in circuit analysis and design, so it is only natural to wonder how they all fit together and how
More informationTransistor Scaling in the Innovation Era. Mark Bohr Intel Senior Fellow Logic Technology Development August 15, 2011
Transistor Scaling in the Innovation Era Mark Bohr Intel Senior Fellow Logic Technology Development August 15, 2011 MOSFET Scaling Device or Circuit Parameter Scaling Factor Device dimension tox, L, W
More informationSynthesis of Silicon. applications. Nanowires Team. Régis Rogel (Ass.Pr), Anne-Claire Salaün (Ass. Pr)
Synthesis of Silicon nanowires for sensor applications Anne-Claire Salaün Nanowires Team Laurent Pichon (Pr), Régis Rogel (Ass.Pr), Anne-Claire Salaün (Ass. Pr) Ph-D positions: Fouad Demami, Liang Ni,
More informationCMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs
CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs 1 CMOS Digital Integrated Circuits 3 rd Edition Categories of Materials Materials can be categorized into three main groups regarding their
More informationSilicon Storage Technology SST39VF800A 8 Mbit Multi-Purpose Flash Memory Structural Analysis
February 23, 2005 Silicon Storage Technology SST39VF800A 8 Mbit Multi-Purpose Flash Memory Structural Analysis For questions, comments, or more information about this report, or for any additional technical
More informationWafer-scale 3D integration of silicon-on-insulator RF amplifiers
Wafer-scale integration of silicon-on-insulator RF amplifiers The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published
More informationEE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng
EE4800 CMOS Digital IC Design & Analysis Lecture 1 Introduction Zhuo Feng 1.1 Prof. Zhuo Feng Office: EERC 730 Phone: 487-3116 Email: zhuofeng@mtu.edu Class Website http://www.ece.mtu.edu/~zhuofeng/ee4800fall2010.html
More informationFABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag
FABRICATION OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Overview of CMOS Fabrication Processes The CMOS Fabrication Process Flow Design Rules Reference: Uyemura, John P. "Introduction to
More informationEE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 7-1 Simplest Model of MOSFET (from EE16B) 7-2 CMOS Inverter 7-3 CMOS NAND
More information