A simple time domain approach to noise analysis of switched capacitor circuits
|
|
- Roxanne Sherman
- 5 years ago
- Views:
Transcription
1 A simple time domain approach to noise analysis of switched capacitor circuits Mohammad Rashtian 1a), Omid Hashemipour 2, and A.M. Afshin Hemmatyar 3 1 Department of Electrical Engineering, Science and Research Branch of Islamic Azad University, Tehran, Iran 2 Department of Electrical and Computer Engineering, Shahid Beheshti University, G. C. Tehran, Iran 3 Department of Computer Engineering, Sharif University of Technology, Tehran, Iran a) rashtian@catc.ac.ir Abstract: Thermal noise is one of the most important limiting factors on the performance of switched-capacitor (SC) circuit due to the aliasing effect of wide-band thermal noise. In this paper a new simple method for estimating the effect of thermal noise is presented. In the proposed technique only the discrete sampled noise is considered. HSPICE simulator and analytical analysis are used to estimate the sampled noise specification on each clock state. Next, using difference equations of the circuit, time domain simulation is done by MATLAB. Based on this method, a SC integrator is analyzed and results compared to the measured noise response. Keywords: thermal noise, switched-capacitor circuit Classification: Integrated circuits References [1] F. Yuan and A. Opal, Computer Methods for Analysis of Mixed-Mode Switching Circuit, Kluwer Academic, Boston, [2] C. Gobet and A. Knob, Noise analysis of switched capacitor networks, IEEE Trans. Circuits Syst., vol. 30, pp , Jan [3] A. R. Gregorian and G. Temes, Analog MOS Integrated Circuits for Signal Processing, John Wiley and Sons, New York, [4] R. Schreier, J. Silva, J. Steensgaard, and G. C. Temes, Design Oriented Estimation of Thermal Noise in Switched-Capacitor Circuits, IEEE Trans. Circuist Syst., vol. 52, no. 11, pp , Nov [5] E. Hegazi and N. Klemmer, Accurate modeling of noise in switched-c ΔΣ analog-to-digital converters, IEEE Trans. Circuits Syst., vol. 52, no. 11, pp , Nov
2 1 Introduction Noise is one of the most important limitations in accurate design of analog integrated circuits. The decreasing trend in supply voltage has resulted in lower signal to noise ratio. Hence; the importance of the noise analysis is more crucial. The above shortcoming is more pronounced in SC circuit due to the aliasing effect of the sampled white thermal noise. Difficulty of noise analysis in SC circuits is rooted in the discontinuous operation of these circuits. Several sophisticated methods are presented to estimate the power spectrum density (PSD) of the output noise in SC circuits [1]. Most of these methods are based on describing the aliasing effect using series expansions in the Fourier domain and contributing each of noise sources individually by the superposition theorem. However, although these techniques are appropriate for applying in the circuit simulators, they are too complicated for first hand calculation during circuit design. Another method presented in [2] is based on an approximate analytical analysis of the circuit. Later; more elaborated analytical analysis are presented in [3, 4] based on this method. In this paper a new method for estimating the PSD of thermal noise in SC circuits is presented. In the presented method only the accumulated sampled noise which is the main part of total output noise is considered. Using HSPICE and analytical analysis, the mean square (MS) value of the sampled noise voltages are estimated carefully and then discrete white noise sources with allocated MS values are supplemented to the difference equations of the circuit. Using the equations, transient analysis is done by MATLAB. Simulation results show that the presented method is a simple accurate solution compared to the reported measured data. Note that in this way, the direct noise which is fed to the output is ignored and only the discrete-time output noise is considered, therefore all spectra in this paper are periodic. The paper is organized as follows: in Section II a discussion of different noise sources is outlined. Proposed method for estimating the PSD is presented in section III. Next in section IV, effect of thermal noise in a stray-insensitive SC integrator is analyzed using proposed method. 2 Thermal noise sources The main source of noise in SC circuit is the MOSFET transistor. When the transistor acts as a switch, the noise can be represented by a voltage source. The one-sided PSD of its voltage can be expressed in the form of S sw (f) =4kθR on (V 2 /Hz). (1) Where k is the Boltzmann constant, θ is the absolute temperature of the device and R on is the equivalent resistance of the transistor in a triode region [3]. For a MOSFET operating in active region, the thermal noise can be expressed by a voltage source in series with the gate. The PSD of this equivalent voltage source is given by ( ) 2 1 S M (f) =4kθ 3 g m (V 2 /Hz) (2) 746
3 where g m is the transconductance of the transistor. Since in SC circuits, only operational transconductance amplifiers (OTA) are using MOSFETS in active region, the total thermal noise of the OTA can be modelled by equivalent input referred resistance (R eq )withthepsdof S OTA (f) =4kθR eq (V 2 /Hz). (3) 3 Presented method for estimation of the PSD Fig. 1a shows the ideal track and hold circuit. The switch is assumed to be a resistance of R on. When the switch is closed in ϕ 1 = 1 interval, the resistor noise affect the capacitor s voltage and during the ϕ 1 = 0 the last noise value remains on the capacitor. Fig. 1b shows equivalent of the circuit during the time of ϕ 1 = 1 in the tracking mode. Note that the input source is ignored for simplicity while the noise analysis is considered. The PSD of the associated voltage v n is 4kθR on. The power spectral density (PSD) of the output noise voltage in this figure is given by S Out (f) = 4kθR on ( ) 1+ f 2 (V 2 /Hz) (4) f SW where f is frequency and f sw, 3-dB frequency of the circuit, is 1/(2πR on C). The MS value of the output noise voltage can be calculated by integrating the PSD from dc to infinite frequency ( ) π vout 2 =4kθR on f SW = kθ 2 C (V2 ). (5) For settling the output within 0.1% of its final value, the interval time of ϕ 1 = 1 should be greater than 7R on C [3]. Assuming this interval time to be 0.4/f s where f s is the sampling frequency, it can be shown f SW > 278f s. Fig. 1. Track and hold circuit Due to this fact, the PSD of the sampled output noise will be heavily aliased and therefore the spectrum of the sampled noise signal v out (n) is nearly white [4] where v out (n) is the value of the sampled noise at the end of the previous tracking interval (nt ). The aliasing increases the PSD of the noise but the MS value of the sampled signal v out (n) in Fig. 1a remains almost the same as v out (t) in Fig. 1b. Based on the above description, the PSD of the sampled noise can be expressed by S Sampled (f) kθ C 2 f S (V 2 /Hz). (6) 747
4 Note that the MS value of the sampled noise is independent of the R on and the sampling frequency. Based on the previous description, the sampled thermal noise in SC circuits is almost white and the MS noise voltage value of the sampled signal v nci (n) and the main signal v nci (t) are nearly the same where v nci (n) is the discrete representation of the i th capacitor s voltage. Unlike the simple track and hold circuit, the estimation of the MS noise value in complicated circuits is a tedious work. To alleviate this problem, the HSPICE simulator is utilized in order to estimate the MS values in different time intervals using equivalent circuits. In other word, noise analysis of the equivalent circuits is done in two states of clock separately by HSPICE to find accurate MS values of noise signal. Based on the previous discussion, the MS value of the sampled noise is almost the same as the MS value of the main signal and it is reasonable to use the calculated values for simulating the circuit in discrete time domain. Next, appropriate white noise sources calculated previously are added to the difference equations of SC circuit in time domain. Transient analysis is done by MATLAB to estimate the PSD of the output using previous difference equations. The total time interval in transient analysis has an important role for accurate estimation of the PSD. Due to the inherent property of noise signals, and the complexity of the circuit, the total time of simulation should be long enough for stationary estimation of PSD. 4 Noise analysis of an integrator Noise effects in a stray-insensitive SC integrator depicted in Fig. 2a is analyzed in this section. Clock frequency and effective resistance of switches (R on ) are assumed to be 10 khz and 3.5 kω according to the previous work in [2]. Opamp s input referred noise voltage is assumed 0.16 μv/ Hz where its unity-gain frequency is 700 khz [2]. Value of both capacitors C 1 and C 2 is 10 pf. Equivalent circuit for calculating the MS value of voltage noise on C 1 during ϕ 1 = 1 and ϕ 2 = 1 are illustrated in Fig. 2b and Fig. 2c receptively where v in = 0 is assumed for simplicity. The MS value of sampled noise on C 1 during ϕ 1 = 1 due to witches M 1 and M 3 is (kθ/c 1 ) as explained in [4]. This sampled noise voltage v nc1,1 (n) is delivered to C 2 in the next phase during ϕ 2 = 1. During the interval time ϕ 2 = 1, three noise sources contribute together as shown in Fig. 2c. Due to the fact that these noise sources are uncorrelated, the total MS value of sampled noise on C 1 can be calculated by summing the effect of every one of them. Different approximate analytical solutions are presented in [3, 4, 5] to estimate the MS value of the C 1 noise under this condition. Here, circuit shown in Fig. 2c is simulated by HSPICE. The accurate MS value of the C 1 voltage noise v nc1,2 (t) can be obtained using ac analysis of the HSPICE. The MS value is obtained from simulation result about ( μv) 2. Fig. 2c also shows the simple equivalent circuit used as a opamp in this 748
5 Fig. 2. Stray insensitive SC integrator paper. The input referred noise v nop shown in this figure is replaced by a R eq =1.55MΩ =v 2 nop/4kθ during ac simulation with HSPICE. Based on previous description, the MS value of the sampled voltage noise on C 1 in the end of ϕ 2 = 1 (v nc1,2 (n)) can be assumed the same value obtained by HSPICE. Applying the equivalent noise sources to the difference equation of the circuit results in v o (nt )=v o (n 1)T + C 1 C 2 v i where ( n 1 2 ) T + C 1 C 2 (v nc1,1 (n)+v nc1,2 (n)) (7) vnc1,1 2 kθ (n) =(20.34 μv) 2 and vnc1,2 2 C (n) ( μv)2. (8) 1 The PSD of the output voltage is shown in Fig. 3 where the total time 749
6 of simulation is mentioned seconds (2 15 sampling periods). Measured data extracted from [2] is also illustrated in this figure which is very close to the simulated results. Note that the output of the integrator also contains continues noise mounted in sampled noise. However the effect of this continues noise is considered in the presented method where the output of the circuit is sampled by the next stage like SC filters. Fig. 3. Output noise power of SC integrator ( Measurment, This paper) 5 Conclusion The effects of thermal noise generated by the switches and op-amp in the SC circuits were analysed. It was assumed that the MS value of the sampled thermal noise is nearly equal to the MS value of the main signal. This assumption allowed a simple discrete noise analysis in time domain using calculated MS values of main sampled capacitors voltage. The MS value in every state of clock was calculated using HSPICE simulator separately. Using HSPICE was a good solution to find an accurate estimate of the MS values in the complicated circuits. Time domain simulation was done by MATLAB using obtained MS values. Due to the fact that only discrete noise analysis was considered, estimated PSD was limited to the half of clock frequency. A SC integrator is analysed based on the presented method. The close agreement between estimated and reported measured noise response shows the validity of the presented technique. 750
Gábor C. Temes. School of Electrical Engineering and Computer Science Oregon State University. 1/25
Gábor C. Temes School of Electrical Engineering and Computer Science Oregon State University temes@ece.orst.edu 1/25 Noise Intrinsic (inherent) noise: generated by random physical effects in the devices.
More informationRELAXED TIMING ISSUE IN GLOBAL FEEDBACK PATHS OF UNITY- STF SMASH SIGMA DELTA MODULATOR ARCHITECTURE
RELAXED TIMING ISSUE IN GLOBAL FEEDBACK PATHS OF UNITY- STF SMASH SIGMA DELTA MODULATOR ARCHITECTURE Mehdi Taghizadeh and Sirus Sadughi Department of Electrical Engineering, Science and Research Branch,
More informationA new class AB folded-cascode operational amplifier
A new class AB folded-cascode operational amplifier Mohammad Yavari a) Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran a) myavari@aut.ac.ir
More informationINF4420 Switched capacitor circuits Outline
INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog
More informationOutline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45
INF440 Noise and Distortion Jørgen Andreas Michaelsen Spring 013 1 / 45 Outline Noise basics Component and system noise Distortion Spring 013 Noise and distortion / 45 Introduction We have already considered
More informationA Novel Fully-Differential Second-Generation Current- Conveyor Based Switched-Capacitor Resonator
2012, TextRoad Publication ISSN 2090-4304 Journal of Basic and Applied Scientific Research www.textroad.com A Novel Fully-Differential Second-Generation Current- Conveyor Based Switched-Capacitor Resonator
More informationINF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen
INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators
More informationEE 435 Switched Capacitor Amplifiers and Filters. Lab 7 Spring 2014 R 2 V OUT V IN. (a) (b)
EE 435 Switched Capacitor Amplifiers and Filters Lab 7 Spring 2014 Amplifiers are widely used in many analog and mixed-signal applications. In most discrete applications resistors are used to form the
More informationDesign of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications
RESEARCH ARTICLE OPEN ACCESS Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications Sharon Theresa George*, J. Mangaiyarkarasi** *(Department of Information and Communication
More informationNoise. Interference Noise
Noise David Johns and Ken Martin University o Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University o Toronto 1 o 55 Intererence Noise Unwanted interaction between circuit and outside world
More informationNoise analysis for switched-capacitor circuitry
Retrospective Theses and Dissertations 008 Noise analysis for switched-capacitor circuitry Yingkun Gai Iowa State University Follow this and additional works at: http://lib.dr.iastate.edu/rtd Part of the
More informationYet, many signal processing systems require both digital and analog circuits. To enable
Introduction Field-Programmable Gate Arrays (FPGAs) have been a superb solution for rapid and reliable prototyping of digital logic systems at low cost for more than twenty years. Yet, many signal processing
More informationECE626 Project Switched Capacitor Filter Design
ECE626 Project Switched Capacitor Filter Design Hari Prasath Venkatram Contents I Introduction 2 II Choice of Topology 2 III Poles and Zeros 2 III-ABilinear Transform......................................
More informationAnalysis and Simulation of CTIA-based Pixel Reset Noise
Analysis and Simulation of CTIA-based Pixel Reset Noise D. A. Van Blerkom Forza Silicon Corporation 48 S. Chester Ave., Suite 200, Pasadena, CA 91106 ABSTRACT This paper describes an approach for accurately
More informationA Modified Structure for High-Speed and Low-Overshoot Comparator-Based Switched-Capacitor Integrator
A Modified tructure for High-peed and Low-Overshoot Comparator-Based witched-capacitor Integrator Ali Roozbehani*, eyyed Hossein ishgar**, and Omid Hashemipour*** * VLI Lab, hahid Beheshti University,
More informationEE 508 Lecture 28. Integrator Design. Alaising in SC Circuits Elimination of redundant switches Switched Resistor Integrators
EE 508 Lecture 28 Integrator Design Alaising in S ircuits Elimination of redundant switches Switched Resistor Integrators Review from last time The S integrator 1 1 I 0eq= f LK Observe this circuit has
More informationCMOS fast-settling time low pass filter associated with voltage reference and current limiter for low dropout regulator
CMOS fast-settling time low pass filter associated with voltage reference and current limiter for low dropout regulator Wonseok Oh a), Praveen Nadimpalli, and Dharma Kadam RF Micro Devices Inc., 6825 W.
More informationHigh Common-Mode Rejection. Differential Line Receiver SSM2141 REV. B FUNCTIONAL BLOCK DIAGRAM FEATURES. High Common-Mode Rejection
a FEATURES High Common-Mode Rejection DC: 100 db typ 60 Hz: 100 db typ 20 khz: 70 db typ 40 khz: 62 db typ Low Distortion: 0.001% typ Fast Slew Rate: 9.5 V/ s typ Wide Bandwidth: 3 MHz typ Low Cost Complements
More informationDesign and Analysis of a Continuous-Time Common-Mode Feedback Circuit Based on Differential-Difference Amplifier
Research Journal of Applied Sciences, Engineering and Technology 4(5): 45-457, 01 ISSN: 040-7467 Maxwell Scientific Organization, 01 Submitted: September 9, 011 Accepted: November 04, 011 Published: March
More informationElectronic Noise. Analog Dynamic Range
Electronic Noise Dynamic range in the analog domain Resistor noise Amplifier noise Maximum signal levels Tow-Thomas Biquad noise example Implications on power dissipation EECS 247 Lecture 4: Dynamic Range
More informationLesson number one. Operational Amplifier Basics
What About Lesson number one Operational Amplifier Basics As well as resistors and capacitors, Operational Amplifiers, or Op-amps as they are more commonly called, are one of the basic building blocks
More informationAPPLICATION NOTE. Making Accurate Voltage Noise and Current Noise Measurements on Operational Amplifiers Down to 0.1Hz. Abstract
APPLICATION NOTE Making Accurate Voltage Noise and Current Noise Measurements on Operational Amplifiers Down to 0.1Hz AN1560 Rev.1.00 Abstract Making accurate voltage and current noise measurements on
More informationDesigning CMOS folded-cascode operational amplifier with flicker noise minimisation
Microelectronics Journal 32 (200) 69 73 Short Communication Designing CMOS folded-cascode operational amplifier with flicker noise minimisation P.K. Chan*, L.S. Ng, L. Siek, K.T. Lau Microelectronics Journal
More informationChapter 13: Introduction to Switched- Capacitor Circuits
Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor
More informationA low-variation on-resistance CMOS sampling switch for high-speed high-performance applications
A low-variation on-resistance CMOS sampling switch for high-speed high-performance applications MohammadReza Asgari 1 and Omid Hashemipour 2a) 1 Microelectronic Lab, Shahid Beheshti University, G. C. Tehran,
More informationSecond-Order Sigma-Delta Modulator in Standard CMOS Technology
SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 1, No. 3, November 2004, 37-44 Second-Order Sigma-Delta Modulator in Standard CMOS Technology Dragiša Milovanović 1, Milan Savić 1, Miljan Nikolić 1 Abstract:
More informationA Switched-Capacitor Band-Pass Biquad Filter Using a Simple Quasi-unity Gain Amplifier
A Switched-Capacitor Band-Pass Biquad Filter Using a Simple Quasi-unity Gain Amplifier Hugo Serra, Nuno Paulino, and João Goes Centre for Technologies and Systems (CTS) UNINOVA Dept. of Electrical Engineering
More informationSwitched Capacitor Concepts & Circuits
Switched apacitor oncepts & ircuits Outline Why Switched apacitor circuits? Historical Perspective Basic Building Blocks Switched apacitors as Resistors Switched apacitor Integrators Discrete time & charge
More informationSAMPLE FINAL EXAMINATION FALL TERM
ENGINEERING SCIENCES 154 ELECTRONIC DEVICES AND CIRCUITS SAMPLE FINAL EXAMINATION FALL TERM 2001-2002 NAME Some Possible Solutions a. Please answer all of the questions in the spaces provided. If you need
More informationNonlinear Macromodeling of Amplifiers and Applications to Filter Design.
ECEN 622(ESS) Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant
More informationCDTE and CdZnTe detector arrays have been recently
20 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 44, NO. 1, FEBRUARY 1997 CMOS Low-Noise Switched Charge Sensitive Preamplifier for CdTe and CdZnTe X-Ray Detectors Claudio G. Jakobson and Yael Nemirovsky
More informationHomework Assignment 10
Homework Assignment 10 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =
More informationChapter 9: Operational Amplifiers
Chapter 9: Operational Amplifiers The Operational Amplifier (or op-amp) is the ideal, simple amplifier. It is an integrated circuit (IC). An IC contains many discrete components (resistors, capacitors,
More informationSubmission date: Wednesday 21/3/2018
Faculty of Information Engineering & Technology Electrical & Electronics Department Course: Microelectronics Lab ELCT605 Spring 2018 Dr. Eman Azab Eng. Samar Shukry Analog Report 1, 2 DC, TRANSIENT, AND
More informationEXAM Amplifiers and Instrumentation (EE1C31)
DELFT UNIVERSITY OF TECHNOLOGY Faculty of Electrical Engineering, Mathematics and Computer Science EXAM Amplifiers and Instrumentation (EE1C31) April 18, 2017, 9.00-12.00 hr This exam consists of four
More informationSOLIMAN A. MAHMOUD Department of Electrical Engineering, Faculty of Engineering, Cairo University, Fayoum, Egypt
Journal of Circuits, Systems, and Computers Vol. 14, No. 4 (2005) 667 684 c World Scientific Publishing Company DIGITALLY CONTROLLED CMOS BALANCED OUTPUT TRANSCONDUCTOR AND APPLICATION TO VARIABLE GAIN
More informationA Compact Folded-cascode Operational Amplifier with Class-AB Output Stage
A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage EEE 523 Advanced Analog Integrated Circuits Project Report Fuding Ge You are an engineer who is assigned the project to design
More informationOutline. Discrete time signals. Impulse sampling z-transform Frequency response Stability INF4420. Jørgen Andreas Michaelsen Spring / 37 2 / 37
INF4420 Discrete time signals Jørgen Andreas Michaelsen Spring 2013 1 / 37 Outline Impulse sampling z-transform Frequency response Stability Spring 2013 Discrete time signals 2 2 / 37 Introduction More
More information1.8 V, Micropower, Zero-Drift, Rail-to-Rail Input/Output Op Amp ADA4051-2
.8 V, Micropower, Zero-Drift, Rail-to-Rail Input/Output Op Amp ADA45-2 FEATURES Very low supply current: 3 μa Low offset voltage: 5 μv maximum Offset voltage drift: 2 nv/ C Single-supply operation:.8 V
More informationA Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP
10.4 A Novel Continuous-Time Common-Mode Feedback for Low-oltage Switched-OPAMP M. Ali-Bakhshian Electrical Engineering Dept. Sharif University of Tech. Azadi Ave., Tehran, IRAN alibakhshian@ee.sharif.edu
More informationChapter 2. Signals and Spectra
Chapter 2 Signals and Spectra Outline Properties of Signals and Noise Fourier Transform and Spectra Power Spectral Density and Autocorrelation Function Orthogonal Series Representation of Signals and Noise
More informationAPPLICATION NOTE 6206 SIMPLE, EFFECTIVE METHOD AND CIRCUIT TO MEASURE VERY-LOW 1/F VOLTAGE REFERENCE NOISE (< 1ΜV P-P, 0.
Keywords: 0.1 to 10 Hz noise of voltage reference, low frequency noise or flicker noise of voltage reference, ultra low noise measurement of voltage reference APPLICATION NOTE 606 SIMPLE, EFFECTIVE METHOD
More informationPankaj Naik Electronic and Instrumentation Deptt. SGSITS, Indore, India. Priyanka Sharma Electronic and. SGSITS, Indore, India
Designing Of Current Mode Instrumentation Amplifier For Bio-Signal Using 180nm CMOS Technology Sonu Mourya Electronic and Instrumentation Deptt. SGSITS, Indore, India Pankaj Naik Electronic and Instrumentation
More informationDelta-Sigma Digital Current Sensor Based On GMR
Journal of Physics: Conference Series Delta-Sigma Digital Current Sensor Based On GMR To cite this article: Zhili Wang et al 2011 J. Phys.: Conf. Ser. 263 012009 View the article online for updates and
More informationAn Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application in Active-RC Filters
Circuits and Systems, 2011, 2, 183-189 doi:10.4236/cs.2011.23026 Published Online July 2011 (http://www.scirp.org/journal/cs) An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application
More informationOp-Amp Simulation Part II
Op-Amp Simulation Part II EE/CS 5720/6720 This assignment continues the simulation and characterization of a simple operational amplifier. Turn in a copy of this assignment with answers in the appropriate
More informationNoise Lecture 1. EEL6935 Chris Dougherty (TA)
Noise Lecture 1 EEL6935 Chris Dougherty (TA) An IEEE Definition of Noise The IEEE Standard Dictionary of Electrical and Electronics Terms defines noise (as a general term) as: unwanted disturbances superposed
More informationChapter 2. Fourier Series & Fourier Transform. Updated:2/11/15
Chapter 2 Fourier Series & Fourier Transform Updated:2/11/15 Outline Systems and frequency domain representation Fourier Series and different representation of FS Fourier Transform and Spectra Power Spectral
More informationFigure Derive the transient response of RLC series circuit with sinusoidal input. [15]
COURTESY IARE Code No: R09220205 R09 SET-1 B.Tech II Year - II Semester Examinations, December-2011 / January-2012 NETWORK THEORY (ELECTRICAL AND ELECTRONICS ENGINEERING) Time: 3 hours Max. Marks: 80 Answer
More informationDesign procedure for optimizing CMOS low noise operational amplifiers
Vol. 30, No. 4 Journal of Semiconductors April 009 Design procedure for optimizing CMOS low noise operational amplifiers Li Zhiyuan( 李志远 ), Ye Yizheng( 叶以正 ), and Ma Jianguo( 马建国 ) (Microelectronics Center,
More informationTuesday, February 1st, 9:15 12:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo
Bandgap references, sampling switches Tuesday, February 1st, 9:15 12:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Outline Tuesday, February 1st 11.11
More informationUltra Low Static Power OTA with Slew Rate Enhancement
ECE 595B Analog IC Design Design Project Fall 2009 Project Proposal Ultra Low Static Power OTA with Slew Rate Enhancement Patrick Wesskamp PUID: 00230-83995 1) Introduction In this design project I plan
More informationDual Picoampere Input Current Bipolar Op Amp AD706
Dual Picoampere Input Current Bipolar Op Amp FEATURES High DC Precision V Max Offset Voltage.5 V/ C Max Offset Drift 2 pa Max Input Bias Current.5 V p-p Voltage Noise,. Hz to Hz 75 A Supply Current Available
More informationCombining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A. Johns
1224 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 12, DECEMBER 2008 Combining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A.
More informationDual Picoampere Input Current Bipolar Op Amp AD706
Dual Picoampere Input Current Bipolar Op Amp FEATURES High DC Precision V Max Offset Voltage.5 V/ C Max Offset Drift 2 pa Max Input Bias Current.5 V p-p Voltage Noise,. Hz to Hz 75 A Supply Current Available
More informationEE 330 Laboratory 8 Discrete Semiconductor Amplifiers
EE 330 Laboratory 8 Discrete Semiconductor Amplifiers Fall 2018 Contents Objective:...2 Discussion:...2 Components Needed:...2 Part 1 Voltage Controlled Amplifier...2 Part 2 A Nonlinear Application...3
More informationField Effect Transistors
Field Effect Transistors Purpose In this experiment we introduce field effect transistors (FETs). We will measure the output characteristics of a FET, and then construct a common-source amplifier stage,
More informationAnalog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem
Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview
More informationAn accurate track-and-latch comparator
An accurate track-and-latch comparator K. D. Sadeghipour a) University of Tabriz, Tabriz 51664, Iran a) dabbagh@tabrizu.ac.ir Abstract: In this paper, a new accurate track and latch comparator circuit
More informationINTRODUCTION TO ELECTRONICS EHB 222E
INTRODUCTION TO ELECTRONICS EHB 222E MOS Field Effect Transistors (MOSFETS II) MOSFETS 1/ INTRODUCTION TO ELECTRONICS 1 MOSFETS Amplifiers Cut off when v GS < V t v DS decreases starting point A, once
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 4: Filters Filters General Theory Continuous Time Filters Background Filters are used to separate signals in the frequency domain, e.g. remove noise, tune
More informationBandPass Sigma-Delta Modulator for wideband IF signals
BandPass Sigma-Delta Modulator for wideband IF signals Luca Daniel (University of California, Berkeley) Marco Sabatini (STMicroelectronics Berkeley Labs) maintain the same advantages of BaseBand converters
More informationDesign and Simulation of an Operational Amplifier with High Gain and Bandwidth for Switched Capacitor Filters
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 11, Issue 1 Ver. II (Jan. Feb. 2016), PP 47-53 www.iosrjournals.org Design and Simulation
More informationAuto-zeroed Op Amps. MCP6V0X Architecture Microchip Technology Incorporated. All Rights Reserved. WebSeminar Title Slide 1
Auto-zeroed Op Amps MCP6V0X Architecture 2006 Microchip Technology Incorporated. All Rights Reserved. WebSeminar Title Slide 1 Slides 1 12 will be covered in the webinar, including beginning and ending
More informationA low-power four-stage amplifier for driving large capacitive loads
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS Int. J. Circ. Theor. Appl. 214; 42:978 988 Published online 24 January 213 in Wiley Online Library (wileyonlinelibrary.com)..1899 A low-power four-stage
More informationChapter 2 Signal Conditioning, Propagation, and Conversion
09/0 PHY 4330 Instrumentation I Chapter Signal Conditioning, Propagation, and Conversion. Amplification (Review of Op-amps) Reference: D. A. Bell, Operational Amplifiers Applications, Troubleshooting,
More informationDesign Switched Capacitor Filter Sub Circuit Using Tanner EDA Tool
Advance in Electronic and Electric Engineering ISSN 2231-1297, Volume 3, Number 3 (2013), pp. 271-178 Research India Publications http://www.ripublication.com/aeee.htm Design Switched Capacitor Filter
More informationNonlinear Macromodeling of Amplifiers and Applications to Filter Design.
ECEN 622 Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant
More informationPerformance Improvement of Delta Sigma Modulator for Wide-Band Continuous-Time Applications
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Performance Improvement of Delta Sigma Modulator for Wide-Band Continuous-Time Applications Parvathy Unnikrishnan 1, Siva Kumari
More informationby Ying Xiao A THESIS submitted to Oregon State University in partial fulfillment of the requirements for the degree of Master of Science
A Tunable Duty-Cycle-Controlled Switched-R-MOSFET-C CMOS Filter for Low-Voltage and High-Linearity Applications by Ying Xiao A THESIS submitted to Oregon State University in partial fulfillment of the
More information2.1 BASIC CONCEPTS Basic Operations on Signals Time Shifting. Figure 2.2 Time shifting of a signal. Time Reversal.
1 2.1 BASIC CONCEPTS 2.1.1 Basic Operations on Signals Time Shifting. Figure 2.2 Time shifting of a signal. Time Reversal. 2 Time Scaling. Figure 2.4 Time scaling of a signal. 2.1.2 Classification of Signals
More informationConstant-Gm, Rail-to-Rail Input Stage Operational Amplifier in 0.35μm CMOS
2011 International Conference on Network and Electronics Engineering IPCSIT vol.11 (2011) (2011) IACSIT Press, Singapore Constant-Gm, Rail-to-Rail Input Stage Operational Amplifier in 0.35μm CMOS Ali Hassanzadeh¹,
More informationDESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS
DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS by Yves Geerts Alcatel Microelectronics, Belgium Michiel Steyaert KU Leuven, Belgium and Willy Sansen KU Leuven,
More informationA Two-Chip Interface for a MEMS Accelerometer
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 51, NO. 4, AUGUST 2002 853 A Two-Chip Interface for a MEMS Accelerometer Tetsuya Kajita, Student Member, IEEE, Un-Ku Moon, Senior Member, IEEE,
More informationQuad Picoampere Input Current Bipolar Op Amp AD704
a FEATURES High DC Precision 75 V Max Offset Voltage V/ C Max Offset Voltage Drift 5 pa Max Input Bias Current.2 pa/ C Typical I B Drift Low Noise.5 V p-p Typical Noise,. Hz to Hz Low Power 6 A Max Supply
More informationBasic distortion definitions
Conclusions The push-pull second-generation current-conveyor realised with a complementary bipolar integration technology is probably the most appropriate choice as a building block for low-distortion
More informationAn Analog Phase-Locked Loop
1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More informationTuesday, March 22nd, 9:15 11:00
Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:
More informationBANDPASS delta sigma ( ) modulators are used to digitize
680 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 10, OCTOBER 2005 A Time-Delay Jitter-Insensitive Continuous-Time Bandpass 16 Modulator Architecture Anurag Pulincherry, Michael
More informationCHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations
CHAPTER 3 Instrumentation Amplifier (IA) Background 3.1 Introduction The IAs are key circuits in many sensor readout systems where, there is a need to amplify small differential signals in the presence
More informationAnalysis of 1=f Noise in CMOS Preamplifier With CDS Circuit
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 49, NO. 4, AUGUST 2002 1819 Analysis of 1=f Noise in CMOS Preamplifier With CDS Circuit Tae-Hoon Lee, Gyuseong Cho, Hee Joon Kim, Seung Wook Lee, Wanno Lee, and
More informationAn energy efficient full adder cell for low voltage
An energy efficient full adder cell for low voltage Keivan Navi 1a), Mehrdad Maeen 2, and Omid Hashemipour 1 1 Faculty of Electrical and Computer Engineering of Shahid Beheshti University, GC, Tehran,
More informationLow Power Low Noise CMOS Chopper Amplifier
International Journal of Electronics and Computer Science Engineering 734 Available Online at www.ijecse.org ISSN- 2277-1956 Low Power Low Noise CMOS Chopper Amplifier Parneet Kaur 1, Manjit Kaur 2, Gurmohan
More informationLecture 3 Switched-Capacitor Circuits Trevor Caldwell
Advanced Analog Circuits Lecture 3 Switched-Capacitor Circuits Trevor Caldwell trevor.caldwell@analog.com Lecture Plan Date Lecture (Wednesday 2-4pm) Reference Homework 2017-01-11 1 MOD1 & MOD2 ST 2, 3,
More information1.8 V Low Power CMOS Rail-to-Rail Input/Output Operational Amplifier AD8515
Data Sheet FEATURES Single-supply operation: 1.8 V to 5 V Offset voltage: 6 mv maximum Space-saving SOT-23 and SC7 packages Slew rate: 2.7 V/μs Bandwidth: 5 MHz Rail-to-rail input and output swing Low
More informationECEN 5008: Analog IC Design. Final Exam
ECEN 5008 Initials: 1/10 ECEN 5008: Analog IC Design Final Exam Spring 2004 Instructions: 1. Exam Policy: Time-limited, 150-minute exam. When the time is called, all work must stop. Put your initials on
More information1.8 V, Micropower, Zero-Drift, Rail-to-Rail Input/Output Op Amp ADA4051-1/ADA4051-2
.8 V, Micropower, Zero-Drift, Rail-to-Rail Input/Output Op Amp ADA-/ADA-2 FEATURES Very low supply current: 3 μa typical Low offset voltage: μv maximum Offset voltage drift: 2 nv/ C Single-supply operation:.8
More informationPAPER Special Section on Papers Selected from ITC-CSCC 2004 A Basic Study on Noise Source Modeling for a Very Low-Level DC Current Amplifier
IEICE TRANS. FUNDAMENTALS, VOL.E88 A, NO.6 JUNE 2005 1401 PAPER Special Section on Papers Selected from ITC-CSCC 2004 A Basic Study on Noise Source Modeling for a Very Low-Level DC Current Amplifier Hiroki
More informationModule 4 Unit 4 Feedback in Amplifiers
Module 4 Unit 4 Feedback in mplifiers eview Questions:. What are the drawbacks in a electronic circuit not using proper feedback? 2. What is positive feedback? Positive feedback is avoided in amplifier
More informationLinear Time-Invariant Systems
Linear Time-Invariant Systems Modules: Wideband True RMS Meter, Audio Oscillator, Utilities, Digital Utilities, Twin Pulse Generator, Tuneable LPF, 100-kHz Channel Filters, Phase Shifter, Quadrature Phase
More informationQuad Picoampere Input Current Bipolar Op Amp AD704
a FEATURES High DC Precision 75 V Max Offset Voltage V/ C Max Offset Voltage Drift 5 pa Max Input Bias Current.2 pa/ C Typical I B Drift Low Noise.5 V p-p Typical Noise,. Hz to Hz Low Power 6 A Max Supply
More informationOperational Amplifiers
Fundamentals of op-amp Operation modes Golden rules of op-amp Op-amp circuits Inverting & non-inverting amplifier Unity follower, integrator & differentiator Introduction An operational amplifier, or op-amp,
More informationFeatures. Applications SOT-23-5 (M5)
1.8V to 11V, 15µA, 25kHz GBW, Rail-to-Rail Input and Output Operational Amplifier General Description The is a low-power operational amplifier with railto-rail inputs and outputs. The device operates from
More informationPerformance Evaluation of Different Types of CMOS Operational Transconductance Amplifier
Performance Evaluation of Different Types of CMOS Operational Transconductance Amplifier Kalpesh B. Pandya 1, Kehul A. shah 2 1 Gujarat Technological University, Department of Electronics & Communication,
More informationIntroduction to Analog Interfacing. ECE/CS 5780/6780: Embedded System Design. Various Op Amps. Ideal Op Amps
Introduction to Analog Interfacing ECE/CS 5780/6780: Embedded System Design Scott R. Little Lecture 19: Operational Amplifiers Most embedded systems include components that measure and/or control real-world
More informationLab 10: Oscillators (version 1.1)
Lab 10: Oscillators (version 1.1) WARNING: Use electrical test equipment with care! Always double-check connections before applying power. Look for short circuits, which can quickly destroy expensive equipment.
More informationDesign of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications
Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications Prema Kumar. G Shravan Kudikala Casest, School Of Physics Casest, School Of Physics University Of Hyderabad
More informationRT μA I Q, 250mA Low-Dropout Linear Regulator. General Description. Features
RT9073 1μA I Q, 250mA Low-Dropout Linear Regulator General Description The RT9073 is a low-dropout (LDO) voltage regulators with enable function that operates from 1.2V to 5.5V. It provides up to 250mA
More informationADC, FFT and Noise. p. 1. ADC, FFT, and Noise
ADC, FFT and Noise. p. 1 ADC, FFT, and Noise Analog to digital conversion and the FFT A LabView program, Acquire&FFT_Nscans.vi, is available on your pc which (1) captures a waveform and digitizes it using
More information