4196 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 11, NOVEMBER 2016

Size: px
Start display at page:

Download "4196 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 11, NOVEMBER 2016"

Transcription

1 4196 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 11, NOVEMBER 2016 Hybrid Open Drain Method and Fully Current- Based Characterization of Asymmetric Resistance Components in a Single MOSFET Jaewon Kim, Heesung Lee, Seong Kwang Kim, Junyeap Kim, Jaewon Park, Member, IEEE, Sung-Jin Choi, Dae Hwan Kim, Senior Member, IEEE, and Dong Myong Kim, Member, IEEE Abstract Separate extraction of source (R S ) from drain resistance (R D ) is important in the systematic modeling of electrical characteristics and investigation of physical mechanism related to the performance and reliability in MOSFETs and their integrated circuits. We report a hybrid open drain method (ODM), as a fully current-based characterization technique, for a comprehensive separation of asymmetric source and drain resistance components in a single MOSFET. In the hybrid ODM, the ODM through the parasitic bipolar transistor is combined with the dualsweep combinational transconductance technique, the channel resistance method, and the parasitic junction current method. We fully considered the asymmetry in the source and the drain possibly caused by the layout, process, and degradation under bias. We successfully extracted the resistance components with R Se = , R De = , R So = , R Do = , and R SUB = in the n-channel MOSFETs. R Se (R De ) is the V GS -independent external source (drain) resistance. R So (R Do ) is the V GS -independent external spreading source (drain) resistance and R Si (R Di ) is the V GS -dependent intrinsic source (drain) resistance, respectively. R SUB is the substrate resistance. The hybrid ODM is expected to be useful in the characterization of parasitic resistances in each MOSFET with asymmetry caused by the layout, process, and degradation without using multiple devices with different channel length (L) and width (W) for measurement. Index Terms Drain resistance, open drain method (ODM), separate extraction, single MOSFET, source resistance, substrate resistance. I. INTRODUCTION ACCURATE extraction of parasitic resistance components is very important for a long-term assessment of electrical performance and reliability as the parasitic resistance comes up with the channel resistance [1] [4]. In particular, Manuscript received September 1, 2016; accepted September 4, Date of publication September 26, 2016; date of current version October 20, This work was supported by the National Research Foundation of Korea Grant funded by the Korean Government (MSIP) under Grant 2016R1A5A The review of this paper was arranged by Editor M. M. Hussain. (Jaewon Kim and Heesung Lee are co-first authors.) J. Kim, H. Lee, S. K. Kim, J. Kim, S.-J. Choi, D. H. Kim, and D. M. Kim are with the School of Electrical Engineering, Kookmin University, Seoul , South Korea ( dmkim@kookmin.ac.kr). J. Park is with the Department of electrical and electronic Engineering, Southern University of Science and Technology of China, Shenzhen , China. Color versions of one or more of the figures in this paper are available online at Digital Object Identifier /TED a comprehensive separation of asymmetric source and drain resistance components (R S and R D ) in each MOSFET, caused by the layout, fabrication process, and/or degradation by hot carriers under high current driving, is important for a robust design, accurate modeling, and systematic characterization of MOSFETs and their integrated circuits. As well known, the effect of the source resistance (R S ) on the performance and degradation is much more significant than that of the drain resistance (R D ) in MOSFETs. We know that the source resistance causes a degradation of the transconductance (g m ), cutoff frequency ( f T ), power consumption, and noise performance. We also note that the hot carrier effect under high gate and drain bias causes asymmetric degradation of the drain resistance from the source resistance in MOSFETs. Therefore, separate extraction of R S from R D in each independent MOSFET is important in the systematic modeling of electrical characteristics and investigation of physical mechanism related to the performance and reliability in MOSFETs and their integrated circuits. However, the conventional extraction techniques require a complicated extraction process and multiple devices with different geometrical dimensions. Some techniques combine experimental capacitance voltage (C V ) data with the experimental current voltage (I V ) data. There are also some disputable assumptions and leave degradations of MOSFETs during characterization [5] [11]. In this paper, we report a hybrid ODM, which completely extracts the V GS -independent parasitic resistance components (R Se, R So, R De, R Do,andR SUB ) in MOSFETs through experimental I V characteristics of each independent device. The hybrid ODM is a fully current-based and comprehensive extraction technique for parasitic resistances in a single MOSFET. In the hybrid ODM, four I V -based extraction techniques are comprehensively combined. First, the ODM, based on the open collector method in the bipolar junction transistor (BJT) is used for extraction of the contact resistances (R Se and R De ) for the source and drain contacts. Second, the channel resistance method (CRM) is utilized for extraction of the V GS -independent parasitic resistances (R Se + R So + R De + R Do ). Third, the DSCT as the dual-sweep combinational transconductance technique is combined for extraction of the difference in the source and drain resistances IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See for more information.

2 KIM et al.: CHARACTERIZATION OF ASYMMETRIC RESISTANCE COMPONENTS IN A SINGLE MOSFET 4197 function of the substrate current (I SUB as the base current in the parasitic BJT) as [ ] I SUB + I D (1 α R ) V DS = V th ln α R [I SUB + I D (1 α F )/α F ] + R Se (I SUB + I D ) + R De I D (1) Fig. 1. Schematic cross section of an n-channel MOSFET with the equivalent circuit of the parasitic BJT and parasitic resistance components in measurement. [R De + R Do (R Se + R So )]. Finally, the parasitic junction current method (PJCM) was combined for extraction of the substrate resistance (R SUB ) [12] [15]. This allows a fully current-based and independent characterization of parasitic resistances in the single MOSFETs during and/or after an individual degradation process without combining devices with different channel length (L) and width (W) having the same degradation process or asymmetries between the source and the drain. Even though we applied the proposed technique to relatively large size of MOSFETs, the proposed technique is expected to be fully applicable to the single MOSFETs with extremely scaled gate length and width as far as they follow conventional long channel I V characteristics. II. COMPREHENSIVE SEPARATE EXTRACTION OF PARASITIC RESISTANCES THROUGH HYBRID OPEN DRAIN METHOD Parasitic resistance components with an equivalent circuit in a single MOSFET are shown in Fig. 1. R Se (R De ) as the gate bias (V GS )-independent external source (drain) resistance mainly coming from the contact resistance, R So (R Do ) as the V GS -independent external spreading source (drain) resistance for the heavily-doped source and drain region, R Si (R Di )as the V GS -dependent intrinsic source (drain) resistance close to the source/drain junction, and R SUB as the substrate resistance. In addition, the equivalent circuit for the parasitic BJT with the base as the substrate, and the emitter and the collector as the heavily doped source and drain is also shown in Fig. 1. In the separate characterization of the parasitic resistance components, we use a fully current-based and comprehensive hybrid ODM technique for accuracy and consistency even in a single MOSFET whether it is symmetric or asymmetric. For separate extraction of the V GS -independent source and drain external resistances (R Se and R De ) mainly coming from the contact resistance, in the first, we developed the ODM utilizing the parasitic n + pn + BJT with n + source as an emitter, p-substrate as the base, and n + drain as the collector. We note that the ODM is based on the open collector method with the Ebers Moll equivalent model for BJTs [14] [16]. With the drain as the collector in the parasitic BJT kept open, the voltage between the drain and the source (V DS ) becomes a linear with α F (α R ) as the forward (reverse) common-base current gain for the parasitic BJT and V th (=kt/q) asthethermal voltage. With the drain terminal open, I D goes to zero. Therefore, the parasitic source (drain) resistance R Se (R De ) is obtained from I SUB V DS (I SUB V SD for the reverse sweep) through [ ] 1 dv DS V DS ID =0 = V th ln + R Se I SUB, = R Se ID =0 α R di SUB with I D (I S ) as the drain (source) current in the MOSFET as the collector (emitter) in the parasitic BJT. We note that R De can be obtained by swapping the source with the drain in the ODM. We note that R De can be obtained by swapping the source with the drain in the ODM. In the second, for separate extraction of the V GS - independent external spreading source (drain) resistances R So (R Do ) through a fully current-based characterization, the CRM [5] is combined with the DSCT technique [12]. Obtained from the CRM under small drain bias (V DS ), the V GS -dependent total resistance R tot (V GS ) in Fig. 1 is described as R tot (V GS ) V DS = R Se + R So + R Do + R De I DS + R SDi (V GS ) + R ch (V GS ) (3) R internal (V GS ) = R SDi (V GS ) + R ch (V GS ) = V DS I D (4) L R SDi (V GS ) μ int C ox W(V GS V T ) (5) L eff R ch (V GS ) = μ eff C ox W(V GS V T ) (6) with V GS -dependent R internal as the total internal resistance, R ch as a channel resistance, R SDi as a resistance for the lightly doped region, V T as the threshold voltage, C ox (= ε ox /t ox ) as the oxide capacitance per unit area, L eff (= L L) as the bias-dependent effective channel length, μ int and μ eff as the bias-dependent effective mobility in the lightlydoped source/drain and the channel region, respectively. Therefore, the sum of V GS -independent external source/drain resistances (R Se + R So + R Do + R De ) is obtained through (2) R Se + R So + R Do + R De = R tot VGS V T (7) by making the V GS -dependent components [R Si (V GS ), R Di (V GS ),andr ch (V GS )] negligible with a high conductive channel at V GS V T. We also note that, through the DSCT technique [12], R D R S can be extracted by the forward (g mf ) and reverse (g mr ) transconductances in the saturation mode of operation. With the parasitic source resistance R S, the drain-to-source

3 4198 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 11, NOVEMBER 2016 current I DS in the forward mode is described as I DS = μ ( ) nc ox W (V GS I DS R S V T ) 2. (8) 2 L Therefore, the forward mode transconductance g mf under the forward mode of operation is obtained through g mf (V GS ) I ( ) DS W = μ n C ox (V GS I DS R S V T ) L ( ( ) ) IDS 1 R S. (9) By rearranging the terms, we have ( ) ) IDS g mf (V GS ) = g mo (1 R S = g mo (1 g mf R S ) (10) where the intrinsic transconductance g mo described as ( ) W g mo (V GS ) = μ n C ox (V GS I DS R S V T ). (11) L By swapping the source with the drain, we also obtain the reverse mode transconductance (g mr ) with the parasitic drain resistance R D described as ( ) ) IDS g mr = g mo (1 R D = g mo (1 g mr R D ). (12) We finally obtain R S, R D, and the difference R diff from the DSCT through R S = g mo g mf, R D = g mo g mr (13) g mo g mf g mo g mr R diff R D R S = (g mf g mr )/(g mf g mr ) (14) where (R D R S ) (R De + R Do + R Di ) (R Se + R So + R Si ). (15) As shown in Fig. 3, R diff changes little with V GS, and, therefore, R Si and R Di are calculated to be the same in the device under test. By combining (7) and (15) with the ODM, the V GS -independent external spreading resistances (R Do and R So ) can be separated through R Do = R tot VGS V T + R diff R De ODM (16) 2 and R So from the same process for the reverse sweep data. Finally, the substrate resistance R SUB can be extracted by combining the PJCM with the ODM [13], [15] (the current path for the PJCM as shown in Fig. 1) through I SUB,S D = IS e (V SUB V )/V th (17) V r S I SUB,S D (18) r S =[R SUB + (R Se R De )] (19) R SUB = r S (R De R Se ) = V R Se I SUB,S D 1 + (R Se /R De ) (20) with r s as the total parasitic resistance from the substrate to source/drain contact, and I SUB,S D as the current through the substrate. Fig. 2. R tot versus 1/(V GS V T ) for the CRM. Total channel resistance value is extrapolated from (R tot (V GS ) = R SDo + R SDe ). For the plot R tot versus 1/(V GS V T ) instead of R tot versus (V GS V T ) in conventional CRM. Fig. 3. Measured R diff = R D R S through the DSCT technique. This plot also shows that R SDi is symmetric, because R diff value changes little. Inset: experimental transconductances (g mf and g mr ) for the forward and reverse dual sweeps. Difference in the transconductance between the forward and reverse shows that the R S and R D value is asymmetric. III. EXPERIMENTAL RESULTS For application of the hybrid ODM as a fully currentbased comprehensive separate characterization of parasitic resistance components in a single MOSFET, we employed the n-channel MOSFETs with t ox = 6.91 nm, W = 30/50/70 μm andl = 0.18/0.27/0.36 μm as schematically shown in Fig. 1. The subthreshold slope (SS) and the threshold voltage (V T ) were measured to be SS = mv/decade and V T = V. By combining the CRM with the DSCT technique, as shown in Figs. 2 and 3, the V GS -independent extrinsic resistance components are extracted to be R Se = 6.67 and R De = R tot is measured through the CRM at V DS = 0.05 V and obtained R tot (V GS ) = R SDo + R SDe = as shown in Fig. 2. Through the plot from R tot versus 1/(V GS V T ), it is expected to be more accurate than the conventional R tot extrapolation from the plot for R tot versus V GS [7], [17]. We obtained R diff = (R De + R Do ) (R Se + R So ) = By combining the DSCT technique with the CRM, we obtained R De + R Do = 8.91 and R Se +R So = Then, using the hybrid process combining

4 KIM et al.: CHARACTERIZATION OF ASYMMETRIC RESISTANCE COMPONENTS IN A SINGLE MOSFET 4199 Fig. 4. Measured ODM shows the gate bias (V GS )-independent external source (R Se ) and drain resistances (R De ). Open (closed) symbol shows when the source (drain) node is floated for the ODM. The gate bias (V GS )- independent external source and drain resistances are extracted by (1/slope) through the ODM. Inset: equivalent circuit of ODM. Fig. 5. Substrate current as a function of the substrate bias in the PJCM for the substrate resistance. Extracted series resistance (r s ) includes both the substrate resistance (R SUB ) and the external source and drain resistances (R Se and R De ). R SUB can be extracted by combining r s with R Se and R De obtained from the PJCM. TABLE I EXTRACTED RESISTANCES IN MOSFETs THROUGH THE HYBRID ODM By the PJCM [the path PJCM in Fig. 1 and (18)], we obtained r s = R SUB + R Se R De = asshowninfig. 5. Finally, we obtained each parasitic resistance component to be R Se = 6.67, R De = 7.75, R So = 0.81, R Do = 1.16, andr SUB = 6.43 in an independent single MOSFET through the hybrid ODM with the fully currentbased comprehensive extraction process. We also verified the proposed hybrid ODM with intentional asymmetry by adding external resistance to the drain terminal as summarized in Table I. The result confirms that the fully current-based hybrid ODM technique, combined with fully current-based CRM, DSCT, and PJCM, is very accurate and useful for independent and separate extraction of parasitic resistance components in single MOSFETs. IV. CONCLUSION We reported a hybrid ODM as a fully current-based comprehensive and separate characterization technique for parasitic resistance components in single MOSFETs. In the hybrid ODM, the ODM through a parasitic BJT is combined with the CRM, the DSCT, and the PJCM. It was applied to MOSFETs with various channel length (L = μm) and width (W = μm). During the separate extraction process, asymmetry in the source and the drain resistance components possibly caused by the layout, fabrication process, and/or degradation during the operation of each MOSFET is fully considered. By the proposed hybrid ODM, we comprehensively separated each parasitic resistance component to be R Se = , R So = , R De = , R Do = , andr SUB = Even though we applied the proposed technique to MOSFETs with the long channel MOSFETs, the proposed technique is fully applicable to the single MOSFETs with extremely scaled gate length and width as far as they follow conventional long channel I V characteristics. We expect that this fully dc currentbased technique is useful for consistent characterization of fabrication process, layout, and physical mechanisms in the degradation of each MOSFET even as a component in a large scale integrated circuit. It is also useful in the robust design and modeling of the CMOS integrated circuits and their systems. REFERENCES the ODM as shown in Fig. 4 with CRM and DSCT, the intrinsic source and drain resistance components are extracted to be R So = 0.81 and R Do = 1.16, respectively. [1] B. Davari, R. H. Dennard, and G. G. Shahidi, CMOS scaling for high performance and low power-the next ten years, Proc. IEEE, vol. 83, no. 4, pp , Apr [2] F. Matsuoka, K. Kasai, H. Oyamatsu, M. Kinugawa, and K. Maeguchi, Drain structure optimization for highly reliable deep submicrometer n-channel MOSFET, IEEE Trans. Electron Devices, vol. 41, no. 3, pp , Mar [3] F. K. Baker and J. R. Pfiester, The influence of tilted source-drain implants on high-field effects in submicrometer MOSFET s, IEEE Trans. Electron Devices, vol. 35, no. 12, pp , Dec [4] J. P. Campbell, K. P. Cheung, J. S. Suehle, and A. Oates, A simple series resistance extraction methodology for advanced CMOS devices, IEEE Electron Device Lett., vol. 32, no. 8, pp , Aug doi: /LED [5] Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, 2nd ed. Cambridge, U.K.: Cambridge Univ. Press, 2009, pp [6] D. K. Schroder, Semiconductor Material and Device Characterization, 3rd ed. New York, NY, USA: Wiley, 2006, pp

5 4200 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 11, NOVEMBER 2016 [7] C. L. Lou, W. K. Chim, D. S. H. Chan, and Y. Pan, A novel single-device DC method for extraction of the effective mobility and source-drain resistances of fresh and hot-carrier degraded drainengineered MOSFETâ s, IEEE Trans. Electron Devices, vol. 45, no. 6, pp , Jun [8] A. Raychaudhuri, M. J. Deen, M. I. H. King, and J. Kolk, Finding the asymmetric parasitic source and drain resistances from the A.C. conductances of a single MOS transistor, Solid-State Electron., vol. 39, no. 6, pp , Jun [9] A. Ortiz-Conde, J. J. Liou, W. K. Wong, and F. J. García-Sánchez, Simple method for extracting the difference between the drain and source series resistances in MOSFETs, Electron. Lett., vol. 30, no. 12, pp , Jun [10] A. Oritz-Conde, F. J. G. Sanchez, and J. J. Liou, An improved method for extracting the difference between the drain and source series resistances in MOSFETs, Electron. Lett., vol. 39, no. 3, pp , Mar [11] S. C. Baek, H. Bae, D. H. Kim, and D. M. Kim, Avalanche hot source method for separated extraction of parasitic source and drain resistances in single metal-oxide-semiconductor field effect transistors, J. Semicond. Technol. Sci., vol. 12, no. 1, Mar [12] S. Jun et al., Dual-sweep combinational transconductance technique for separate extraction of parasitic resistances in amorphous thin-film transistors, IEEE Electron Device Lett., vol. 36, no. 2, pp , Feb [13] H. Bae et al., Separate extraction of source, drain, and substrate resistances in MOSFETs with parasitic junction current method, IEEE Electron Device Lett., vol. 31, no. 11, pp , Nov [14] J. J. Ebers and J. L. Moll, Large signal behavior of junction transistors, Proc. IRE, vol. 42, no. 12, pp , Dec [15] L. J. Giacoleto, Measurement of emitter and collector series resistances, IEEE Trans. Electron Devices, vol. 19, no. 5, pp , May [16] W. Filensky and H. Beneking, New technique for determination of static emitter and collector series resistances of bipolar transistors, Electron. Lett., vol. 17, no. 14, pp , Jul [17] D. M. Kim, H. C. Kim, and H. T. Kim, Modeling and extraction of gate bias-dependent parasitic source and drain resistances in MOSFETs, Solid-State Electron., vol. 47, no. 10, pp , Oct Junyeap Kim is currently pursuing the B.S. degree in electrical engineering from Kookmin University, Seoul, South Korea, in Jaewon Park (S 09 M 13) received the B.S. degree in electrical engineering from Korea University, Seoul, South Korea, in 2004, and the Ph.D. degree in electrical engineering from Texas A&M University, College Station, TX, USA, in His current research interests include the development and application of microfabrication, organon-a-chip microdevices, and high-throughput drug screening platforms. Sung-Jin Choi received the M.S. and Ph.D. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology, Daejeon, South Korea, in He is currently an Assistant Professor with the School of Electrical Engineering, Kookmin University, Seoul, South Korea. Jaewon Kim received the B.S. degree in electrical South Korea, in 2016, where he is currently pursuing Heesung Lee received the B.S. degree in electrical South Korea, in 2016, where he is currently pursuing Dae Hwan Kim (M 08 SM 12) received the B.S., M.S., and Ph.D. degrees in electrical engineering from Seoul National University, Seoul, South Korea, in 1996, 1998, and 2002, respectively. He is currently a Professor with the School of Electrical Engineering, Kookmin University, Seoul. His current research interests include nano CMOS, oxide and organic thin-film transistors, biosensors, and neuromorphic devices. Seong kwang Kim received the B.S. degree in electrical South Korea, in 2015, where he is currently pursuing Dong Myong Kim (S 86 M 88) received the B.S. (magna cum laude) and M.S. degrees in electronics engineering from Seoul National University, Seoul, South Korea, in 1986 and 1988, respectively, and the Ph.D. degree in electrical engineering from the University of Minnesota Twin Cities, Minneapolis, MN, USA, in He is currently a Professor in the School of Electrical Engineering, Kookmin University, Seoul, since 1993.

MOSFET Parasitic Elements

MOSFET Parasitic Elements MOSFET Parasitic Elements Three MITs of the ay Components of the source resistance and their influence on g m and R d Gate-induced drain leakage (GIL) and its effect on lowest possible leakage current

More information

Department of Electrical Engineering IIT Madras

Department of Electrical Engineering IIT Madras Department of Electrical Engineering IIT Madras Sample Questions on Semiconductor Devices EE3 applicants who are interested to pursue their research in microelectronics devices area (fabrication and/or

More information

A NON LINEAR FIT BASED METHOD TO SEPARATE EXTRACTION OF SERIES RESISTANCE AND MOBILITY ATTENUATION PARAMETER IN ULTRA-THIN OXIDE MOSFET

A NON LINEAR FIT BASED METHOD TO SEPARATE EXTRACTION OF SERIES RESISTANCE AND MOBILITY ATTENUATION PARAMETER IN ULTRA-THIN OXIDE MOSFET Journal of Electron Devices, Vol. 21, 2015, pp. 1806-1810 JED [ISSN: 1682-3427 ] A NON LINEAR FIT BASED METHOD TO SEPARATE EXTRACTION OF SERIES RESISTANCE AND MOBILITY ATTENUATION PARAMETER IN ULTRA-THIN

More information

Solid State Device Fundamentals

Solid State Device Fundamentals Solid State Device Fundamentals 4.4. Field Effect Transistor (MOSFET) ENS 463 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 4N101b 1 Field-effect transistor (FET)

More information

Performance Evaluation of MISISFET- TCAD Simulation

Performance Evaluation of MISISFET- TCAD Simulation Performance Evaluation of MISISFET- TCAD Simulation Tarun Chaudhary Gargi Khanna Rajeevan Chandel ABSTRACT A novel device n-misisfet with a dielectric stack instead of the single insulator of n-mosfet

More information

Why Scaling? CPU speed Chip size R, C CPU can increase speed by reducing occupying area.

Why Scaling? CPU speed Chip size R, C CPU can increase speed by reducing occupying area. Why Scaling? Higher density : Integration of more transistors onto a smaller chip : reducing the occupying area and production cost Higher Performance : Higher current drive : smaller metal to metal capacitance

More information

AS THE semiconductor process is scaled down, the thickness

AS THE semiconductor process is scaled down, the thickness IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 7, JULY 2005 361 A New Schmitt Trigger Circuit in a 0.13-m 1/2.5-V CMOS Process to Receive 3.3-V Input Signals Shih-Lun Chen,

More information

IMPROVED CURRENT MIRROR OUTPUT PERFORMANCE BY USING GRADED-CHANNEL SOI NMOSFETS

IMPROVED CURRENT MIRROR OUTPUT PERFORMANCE BY USING GRADED-CHANNEL SOI NMOSFETS IMPROVED CURRENT MIRROR OUTPUT PERFORMANCE BY USING GRADED-CHANNEL SOI NMOSFETS Marcelo Antonio Pavanello *, João Antonio Martino and Denis Flandre 1 Laboratório de Sistemas Integráveis Escola Politécnica

More information

Channel Engineering for Submicron N-Channel MOSFET Based on TCAD Simulation

Channel Engineering for Submicron N-Channel MOSFET Based on TCAD Simulation Australian Journal of Basic and Applied Sciences, 2(3): 406-411, 2008 ISSN 1991-8178 Channel Engineering for Submicron N-Channel MOSFET Based on TCAD Simulation 1 2 3 R. Muanghlua, N. Vittayakorn and A.

More information

High performance Hetero Gate Schottky Barrier MOSFET

High performance Hetero Gate Schottky Barrier MOSFET High performance Hetero Gate Schottky Barrier MOSFET Faisal Bashir *1, Nusrat Parveen 2, M. Tariq Banday 3 1,3 Department of Electronics and Instrumentation, Technology University of Kashmir, Srinagar,

More information

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known

More information

EFFECT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH ON DRAIN CURRENT OF SILICON N-MOSFET

EFFECT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH ON DRAIN CURRENT OF SILICON N-MOSFET EFFECT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH ON DRAIN CURRENT OF SILICON N-MOSFET A.S.M. Bakibillah Nazibur Rahman Dept. of Electrical & Electronic Engineering, American International University Bangladesh

More information

FUNDAMENTALS OF MODERN VLSI DEVICES

FUNDAMENTALS OF MODERN VLSI DEVICES 19-13- FUNDAMENTALS OF MODERN VLSI DEVICES YUAN TAUR TAK H. MING CAMBRIDGE UNIVERSITY PRESS Physical Constants and Unit Conversions List of Symbols Preface page xi xiii xxi 1 INTRODUCTION I 1.1 Evolution

More information

UNIT 3: FIELD EFFECT TRANSISTORS

UNIT 3: FIELD EFFECT TRANSISTORS FIELD EFFECT TRANSISTOR: UNIT 3: FIELD EFFECT TRANSISTORS The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There are

More information

Solid State Devices- Part- II. Module- IV

Solid State Devices- Part- II. Module- IV Solid State Devices- Part- II Module- IV MOS Capacitor Two terminal MOS device MOS = Metal- Oxide- Semiconductor MOS capacitor - the heart of the MOSFET The MOS capacitor is used to induce charge at the

More information

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers Chapter 4 CMOS Cascode Amplifiers 4.1 Introduction A single stage CMOS amplifier cannot give desired dc voltage gain, output resistance and transconductance. The voltage gain can be made to attain higher

More information

Charge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s

Charge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s Charge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s Michelly de Souza 1 and Marcelo Antonio Pavanello 1,2 1 Laboratório de Sistemas Integráveis,

More information

Semiconductor Physics and Devices

Semiconductor Physics and Devices Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because

More information

Three Terminal Devices

Three Terminal Devices Three Terminal Devices - field effect transistor (FET) - bipolar junction transistor (BJT) - foundation on which modern electronics is built - active devices - devices described completely by considering

More information

MOS Field-Effect Transistors (MOSFETs)

MOS Field-Effect Transistors (MOSFETs) 6 MOS Field-Effect Transistors (MOSFETs) A three-terminal device that uses the voltages of the two terminals to control the current flowing in the third terminal. The basis for amplifier design. The basis

More information

INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010

INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010 Low Power CMOS Inverter design at different Technologies Vijay Kumar Sharma 1, Surender Soni 2 1 Department of Electronics & Communication, College of Engineering, Teerthanker Mahaveer University, Moradabad

More information

REFERENCE circuits are the basic building blocks in many

REFERENCE circuits are the basic building blocks in many IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 8, AUGUST 2006 667 New Curvature-Compensation Technique for CMOS Bandgap Reference With Sub-1-V Operation Ming-Dou Ker, Senior

More information

IN RECENT years, low-dropout linear regulators (LDOs) are

IN RECENT years, low-dropout linear regulators (LDOs) are IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 9, SEPTEMBER 2005 563 Design of Low-Power Analog Drivers Based on Slew-Rate Enhancement Circuits for CMOS Low-Dropout Regulators

More information

BJT Amplifier. Superposition principle (linear amplifier)

BJT Amplifier. Superposition principle (linear amplifier) BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited

More information

Sub-Threshold Region Behavior of Long Channel MOSFET

Sub-Threshold Region Behavior of Long Channel MOSFET Sub-threshold Region - So far, we have discussed the MOSFET behavior in linear region and saturation region - Sub-threshold region is refer to region where Vt is less than Vt - Sub-threshold region reflects

More information

Session 10: Solid State Physics MOSFET

Session 10: Solid State Physics MOSFET Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)

More information

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor

More information

6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET

6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET 110 6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET An experimental study has been conducted on the design of fully depleted accumulation mode SOI (SIMOX) MOSFET with regard to hot carrier

More information

DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s.

DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s. http:// DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s. Shivam Mishra 1, K. Suganthi 2 1 Research Scholar in Mech. Deptt, SRM University,Tamilnadu 2 Asst.

More information

Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris,

More information

Topic 2. Basic MOS theory & SPICE simulation

Topic 2. Basic MOS theory & SPICE simulation Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris, Ch 2 & 5.1-5.3 Rabaey, Ch 3) URL: www.ee.ic.ac.uk/pcheung/

More information

Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris,

More information

NAME: Last First Signature

NAME: Last First Signature UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT

More information

FET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure.

FET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure. FET Field Effect Transistors ELEKTRONIKA KONTROL Basic structure Gate G Source S n n-channel Cross section p + p + p + G Depletion region Drain D Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya S Channel

More information

Prof. Paolo Colantonio a.a

Prof. Paolo Colantonio a.a Prof. Paolo Colantonio a.a. 20 2 Field effect transistors (FETs) are probably the simplest form of transistor, widely used in both analogue and digital applications They are characterised by a very high

More information

Reliability of deep submicron MOSFETs

Reliability of deep submicron MOSFETs Invited paper Reliability of deep submicron MOSFETs Francis Balestra Abstract In this work, a review of the reliability of n- and p-channel Si and SOI MOSFETs as a function of gate length and temperature

More information

Design of 45 nm Fully Depleted Double Gate SOI MOSFET

Design of 45 nm Fully Depleted Double Gate SOI MOSFET Design of 45 nm Fully Depleted Double Gate SOI MOSFET 1. Mini Bhartia, 2. Shrutika. Satyanarayana, 3. Arun Kumar Chatterjee 1,2,3. Thapar University, Patiala Abstract Advanced MOSFETS such as Fully Depleted

More information

Chapter 2 : Semiconductor Materials & Devices (II) Feb

Chapter 2 : Semiconductor Materials & Devices (II) Feb Chapter 2 : Semiconductor Materials & Devices (II) 1 Reference 1. SemiconductorManufacturing Technology: Michael Quirk and Julian Serda (2001) 3. Microelectronic Circuits (5/e): Sedra & Smith (2004) 4.

More information

Structure Optimization of ESD Diodes for Input Protection of CMOS RF ICs

Structure Optimization of ESD Diodes for Input Protection of CMOS RF ICs JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.3, JUNE, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.3.401 ISSN(Online) 2233-4866 Structure Optimization of ESD Diodes for

More information

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET Ch. 13 MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor : I D D-mode E-mode V g The gate oxide is made of dielectric SiO 2 with e = 3.9 Depletion-mode operation ( 공핍형 ): Using an input gate voltage

More information

Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs)

Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs) Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs) Device Structure N-Channel MOSFET Providing electrons Pulling electrons (makes current flow) + + + Apply positive voltage to gate: Drives away

More information

EXPERIMENT # 1: REVERSE ENGINEERING OF INTEGRATED CIRCUITS Week of 1/17/05

EXPERIMENT # 1: REVERSE ENGINEERING OF INTEGRATED CIRCUITS Week of 1/17/05 EXPERIMENT # 1: REVERSE ENGINEERING OF INTEGRATED CIRCUITS Week of 1/17/5 Experiment #1: Reading: Reverse engineering of integrated circuits Jaeger 9.2: MOS transistor layout and design rules HP4145 basics:

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Integrated Circuit Devices Professor Ali Javey 11/6/2007 MOSFETs Lecture 6 BJTs- Lecture 1 Reading Assignment: Chapter 10 More Scalable Device Structures Vertical Scaling is important. For example,

More information

Design cycle for MEMS

Design cycle for MEMS Design cycle for MEMS Design cycle for ICs IC Process Selection nmos CMOS BiCMOS ECL for logic for I/O and driver circuit for critical high speed parts of the system The Real Estate of a Wafer MOS Transistor

More information

Tunneling Field Effect Transistors for Low Power ULSI

Tunneling Field Effect Transistors for Low Power ULSI Tunneling Field Effect Transistors for Low Power ULSI Byung-Gook Park Inter-university Semiconductor Research Center and School of Electrical and Computer Engineering Seoul National University Outline

More information

A New Model for Thermal Channel Noise of Deep-Submicron MOSFETS and its Application in RF-CMOS Design

A New Model for Thermal Channel Noise of Deep-Submicron MOSFETS and its Application in RF-CMOS Design IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 5, MAY 2001 831 A New Model for Thermal Channel Noise of Deep-Submicron MOSFETS and its Application in RF-CMOS Design Gerhard Knoblinger, Member, IEEE,

More information

Analog and Telecommunication Electronics

Analog and Telecommunication Electronics Politecnico di Torino - ICT School Analog and Telecommunication Electronics F2 Active power devices»mos»bjt» IGBT, TRIAC» Safe Operating Area» Thermal analysis 30/05/2012-1 ATLCE - F2-2011 DDC Lesson F2:

More information

Basic Fabrication Steps

Basic Fabrication Steps Basic Fabrication Steps and Layout Somayyeh Koohi Department of Computer Engineering Adapted with modifications from lecture notes prepared by author Outline Fabrication steps Transistor structures Transistor

More information

Laboratory #5 BJT Basics and MOSFET Basics

Laboratory #5 BJT Basics and MOSFET Basics Laboratory #5 BJT Basics and MOSFET Basics I. Objectives 1. Understand the physical structure of BJTs and MOSFETs. 2. Learn to measure I-V characteristics of BJTs and MOSFETs. II. Components and Instruments

More information

Post-Linearization of Differential CMOS Low Noise Amplifier Using Cross-Coupled FETs

Post-Linearization of Differential CMOS Low Noise Amplifier Using Cross-Coupled FETs JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.8, NO.4, DECEMBER, 008 83 Post-Linearization of Differential CMOS Low Noise Amplifier Using Cross-Coupled FETs Tae-Sung Kim*, Seong-Kyun Kim*, Jin-Sung

More information

Implementation of Neuromorphic System with Si-based Floating-body Synaptic Transistors

Implementation of Neuromorphic System with Si-based Floating-body Synaptic Transistors JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.2, APRIL, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.2.210 ISSN(Online) 2233-4866 Implementation of Neuromorphic System

More information

MOSFET short channel effects

MOSFET short channel effects MOSFET short channel effects overview Five different short channel effects can be distinguished: velocity saturation drain induced barrier lowering (DIBL) impact ionization surface scattering hot electrons

More information

Design of a High Speed Mixed Signal CMOS Mutliplying Circuit

Design of a High Speed Mixed Signal CMOS Mutliplying Circuit Brigham Young University BYU ScholarsArchive All Theses and Dissertations 2004-03-12 Design of a High Speed Mixed Signal CMOS Mutliplying Circuit David Ray Bartholomew Brigham Young University - Provo

More information

UNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s.

UNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s. UNIT-I FIELD EFFECT TRANSISTOR 1. Explain about the Field Effect Transistor and also mention types of FET s. The Field Effect Transistor, or simply FET however, uses the voltage that is applied to their

More information

Performance investigations of novel dual-material gate (DMG) MOSFET with dielectric pockets (DP)

Performance investigations of novel dual-material gate (DMG) MOSFET with dielectric pockets (DP) Science in China Series E: Technological Sciences 2009 SCIENCE IN CHINA PRESS www.scichina.com tech.scichina.com Performance investigations of novel dual-material gate (DMG) MOSFET with dielectric pockets

More information

Effect of Channel Doping Concentration on the Impact ionization of n- Channel Fully Depleted SOI MOSFET

Effect of Channel Doping Concentration on the Impact ionization of n- Channel Fully Depleted SOI MOSFET International Journal of Engineering Works Kambohwell Publisher Enterprises Vol. 2, Issue 2, PP. 18-22, Feb. 2015 www.kwpublisher.com Effect of Channel Doping Concentration on the Impact ionization of

More information

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH) EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 7-1 Simplest Model of MOSFET (from EE16B) 7-2 CMOS Inverter 7-3 CMOS NAND

More information

Direct calculation of metal oxide semiconductor field effect transistor high frequency noise parameters

Direct calculation of metal oxide semiconductor field effect transistor high frequency noise parameters Direct calculation of metal oxide semiconductor field effect transistor high frequency noise parameters C. H. Chen and M. J. Deen a) Engineering Science, Simon Fraser University, Burnaby, British Columbia

More information

Design of Gate-All-Around Tunnel FET for RF Performance

Design of Gate-All-Around Tunnel FET for RF Performance Drain Current (µa/µm) International Journal of Computer Applications (97 8887) International Conference on Innovations In Intelligent Instrumentation, Optimization And Signal Processing ICIIIOSP-213 Design

More information

6.012 Microelectronic Devices and Circuits

6.012 Microelectronic Devices and Circuits Page 1 of 13 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Microelectronic Devices and Circuits Final Eam Closed Book: Formula sheet provided;

More information

Structure-related Characteristics of SiGe HBT and 2.4 GHz Down-conversion Mixer

Structure-related Characteristics of SiGe HBT and 2.4 GHz Down-conversion Mixer 114 SANG-HEUNG LEE et al : STRUCTURE-RELATED CHARACTERISTICS OF SIGE HBT AND 2.4 GHZ DOWN-CONVERSION MIXER Structure-related Characteristics of SiGe HBT and 2.4 GHz Down-conversion Mixer Sang-Heung Lee,

More information

WITH advancements in submicrometer CMOS technology,

WITH advancements in submicrometer CMOS technology, IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 53, NO. 3, MARCH 2005 881 A Complementary Colpitts Oscillator in CMOS Technology Choong-Yul Cha, Member, IEEE, and Sang-Gug Lee, Member, IEEE

More information

UNIT 3 Transistors JFET

UNIT 3 Transistors JFET UNIT 3 Transistors JFET Mosfet Definition of BJT A bipolar junction transistor is a three terminal semiconductor device consisting of two p-n junctions which is able to amplify or magnify a signal. It

More information

PHYSICS-BASED THRESHOLD VOLTAGE MODELING WITH REVERSE SHORT CHANNEL EFFECT

PHYSICS-BASED THRESHOLD VOLTAGE MODELING WITH REVERSE SHORT CHANNEL EFFECT Journal of Modeling and Simulation of Microsystems, Vol. 2, No. 1, Pages 51-56, 1999. PHYSICS-BASED THRESHOLD VOLTAGE MODELING WITH REVERSE SHORT CHANNEL EFFECT K-Y Lim, X. Zhou, and Y. Wang School of

More information

THE METAL-SEMICONDUCTOR CONTACT

THE METAL-SEMICONDUCTOR CONTACT THE METAL-SEMICONDUCTOR CONTACT PROBLEM 1 To calculate the theoretical barrier height, built-in potential barrier, and maximum electric field in a metal-semiconductor diode for zero applied bias. Consider

More information

Digital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology

Digital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology K. N. Toosi University of Technology Chapter 7. Field-Effect Transistors By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology http://wp.kntu.ac.ir/faradji/digitalelectronics.htm

More information

A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration

A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.6, NO.4, DECEMBER, 2006 281 A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration Tae-Geun Yu, Seong-Ik Cho, and Hang-Geun Jeong

More information

Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018

Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 ECE 658 Sp 2018 Semiconductor Materials and Device Characterizations OUTLINE Background FinFET Future Roadmap Keeping up w/ Moore s Law

More information

Introduction to semiconductor technology

Introduction to semiconductor technology Introduction to semiconductor technology Outline 7 Field effect transistors MOS transistor current equation" MOS transistor channel mobility Substrate bias effect 7 Bipolar transistors Introduction Minority

More information

Normally-Off Operation of AlGaN/GaN Heterojunction Field-Effect Transistor with Clamping Diode

Normally-Off Operation of AlGaN/GaN Heterojunction Field-Effect Transistor with Clamping Diode JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.2, APRIL, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.2.221 ISSN(Online) 2233-4866 Normally-Off Operation of AlGaN/GaN

More information

Education on CMOS RF Circuit Reliability

Education on CMOS RF Circuit Reliability Education on CMOS RF Circuit Reliability Jiann S. Yuan 1 Abstract This paper presents a design methodology to study RF circuit performance degradations due to hot carrier and soft breakdown. The experimental

More information

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I MEASUREMENT AND INSTRUMENTATION STUDY NOTES The MOSFET The MOSFET Metal Oxide FET UNIT-I As well as the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available

More information

THE primary motivation for scaling complementary metal

THE primary motivation for scaling complementary metal IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 5, NO. 3, SEPTEMBER 2005 509 Shielded Channel Double-Gate MOSFET: A Novel Device for Reliable Nanoscale CMOS Applications AliA.Orouji,Member,

More information

55:041 Electronic Circuits

55:041 Electronic Circuits 55:041 Electronic Circuits Mosfet Review Sections of Chapter 3 &4 A. Kruger Mosfet Review, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width 1 10-6 m or less Thickness 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor

More information

MTLE-6120: Advanced Electronic Properties of Materials. Semiconductor transistors for logic and memory. Reading: Kasap

MTLE-6120: Advanced Electronic Properties of Materials. Semiconductor transistors for logic and memory. Reading: Kasap MTLE-6120: Advanced Electronic Properties of Materials 1 Semiconductor transistors for logic and memory Reading: Kasap 6.6-6.8 Vacuum tube diodes 2 Thermionic emission from cathode Electrons collected

More information

COLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.

COLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections. MOSFETS Although the base current in a transistor is usually small (< 0.1 ma), some input devices (e.g. a crystal microphone) may be limited in their output. In order to overcome this, a Field Effect Transistor

More information

Device design methodology to optimize low-frequency Noise in advanced SOI CMOS technology

Device design methodology to optimize low-frequency Noise in advanced SOI CMOS technology Device design methodology to optimize low-frequency Noise in advanced SOI CMOS technology Prem Prakash Satpathy*, Dr. VijayNath**, Abhinandan Jain*** *Lecturer, Dept. of ECE, Cambridge Institute of Technology,

More information

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline: ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline: Metal-Semiconductor Junctions MOSFET Basic Operation MOS Capacitor Things you should know when you leave Key Questions What is the

More information

I E I C since I B is very small

I E I C since I B is very small Figure 2: Symbols and nomenclature of a (a) npn and (b) pnp transistor. The BJT consists of three regions, emitter, base, and collector. The emitter and collector are usually of one type of doping, while

More information

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) 3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) Pei W. Ding, Kristel Fobelets Department of Electrical Engineering, Imperial College London, U.K. J. E. Velazquez-Perez

More information

PROCESS and environment parameter variations in scaled

PROCESS and environment parameter variations in scaled 1078 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 10, OCTOBER 2006 Reversed Temperature-Dependent Propagation Delay Characteristics in Nanometer CMOS Circuits Ranjith Kumar

More information

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI 1 Integrated diodes pn junctions of transistor structures can be used as integrated diodes. The choice of the junction is limited by the considerations of switching speed and breakdown voltage. The forward

More information

EFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON NQS DELAY, INTRINSIC GAIN AND NF IN JUNCTIONLESS FETS

EFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON NQS DELAY, INTRINSIC GAIN AND NF IN JUNCTIONLESS FETS EFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON NQS DELAY, INTRINSIC GAIN AND NF IN JUNCTIONLESS FETS B. Lakshmi 1 and R. Srinivasan 2 1 School of Electronics Engineering, VIT University, Chennai,

More information

1 Introduction to analog CMOS design

1 Introduction to analog CMOS design 1 Introduction to analog CMOS design This chapter begins by explaining briefly why there is still a need for analog design and introduces its main tradeoffs. The need for accurate component modeling follows.

More information

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth

More information

Introduction to VLSI ASIC Design and Technology

Introduction to VLSI ASIC Design and Technology Introduction to VLSI ASIC Design and Technology Paulo Moreira CERN - Geneva, Switzerland Paulo Moreira Introduction 1 Outline Introduction Is there a limit? Transistors CMOS building blocks Parasitics

More information

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model Week 9a OUTLINE MOSFET I vs. V GS characteristic Circuit models for the MOSFET resistive switch model small-signal model Reading Rabaey et al.: Chapter 3.3.2 Hambley: Chapter 12 (through 12.5); Section

More information

COMPARISON OF THE MOSFET AND THE BJT:

COMPARISON OF THE MOSFET AND THE BJT: COMPARISON OF THE MOSFET AND THE BJT: In this section we present a comparison of the characteristics of the two major electronic devices: the MOSFET and the BJT. To facilitate this comparison, typical

More information

Full Paper ACEEE Int. J. on Control System and Instrumentation, Vol. 4, No. 2, June 2013

Full Paper ACEEE Int. J. on Control System and Instrumentation, Vol. 4, No. 2, June 2013 ACEEE Int J on Control System and Instrumentation, Vol 4, No 2, June 2013 Analys and Design of CMOS Source Followers and Super Source Follower Mr D K Shedge 1, Mr D A Itole 2, Mr M P Gajare 3, and Dr P

More information

Field - Effect Transistor

Field - Effect Transistor Page 1 of 6 Field - Effect Transistor Aim :- To draw and study the out put and transfer characteristics of the given FET and to determine its parameters. Apparatus :- FET, two variable power supplies,

More information

INTRODUCTION: Basic operating principle of a MOSFET:

INTRODUCTION: Basic operating principle of a MOSFET: INTRODUCTION: Along with the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available whose Gate input is electrically insulated from the main current carrying

More information

Field Effect Transistors (npn)

Field Effect Transistors (npn) Field Effect Transistors (npn) gate drain source FET 3 terminal device channel e - current from source to drain controlled by the electric field generated by the gate base collector emitter BJT 3 terminal

More information

Field Effect Transistors

Field Effect Transistors Field Effect Transistors LECTURE NO. - 41 Field Effect Transistors www.mycsvtunotes.in JFET MOSFET CMOS Field Effect transistors - FETs First, why are we using still another transistor? BJTs had a small

More information

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02 EE 5611 Introduction to Microelectronic Technologies Fall 2014 Thursday, September 04, 2014 Lecture 02 1 Lecture Outline Review on semiconductor materials Review on microelectronic devices Example of microelectronic

More information

Experiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#:

Experiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#: Experiment 3 3 MOSFET Drain Current Modeling 3.1 Summary In this experiment I D vs. V DS and I D vs. V GS characteristics are measured for a silicon MOSFET, and are used to determine the parameters necessary

More information

Fabrication and Characterization of Pseudo-MOSFETs

Fabrication and Characterization of Pseudo-MOSFETs Fabrication and Characterization of Pseudo-MOSFETs March 19, 2014 Contents 1 Introduction 2 2 The pseudo-mosfet 3 3 Device Fabrication 5 4 Electrical Measurement and Characterization 7 5 Writing your Report

More information

Microelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013

Microelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013 Microelectronics Circuit Analysis and Design Donald A. Neamen Chapter 3 The Field Effect Transistor In this chapter, we will: Study and understand the operation and characteristics of the various types

More information

Optimization of Double Gate Vertical Channel Tunneling Field Effect Transistor (DVTFET) with Dielectric Sidewall

Optimization of Double Gate Vertical Channel Tunneling Field Effect Transistor (DVTFET) with Dielectric Sidewall JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.2, APRIL, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.2.192 ISSN(Online) 2233-4866 Optimization of Double Gate Vertical Channel

More information

CONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34

CONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34 CONTENTS Preface x Prologue Semiconductors and the Integrated Circuit xvii PART I Semiconductor Material Properties CHAPTER 1 The Crystal Structure of Solids 1 1.0 Preview 1 1.1 Semiconductor Materials

More information

Tradeoffs and Optimization in Analog CMOS Design

Tradeoffs and Optimization in Analog CMOS Design Tradeoffs and Optimization in Analog CMOS Design David M. Binkley University of North Carolina at Charlotte, USA A John Wiley & Sons, Ltd., Publication Contents Foreword Preface Acknowledgmerits List of

More information