IEOR 130 Methods of Manufacturing Improvement Solutions to HW #5 Fall 2018, Prof. Leachman
|
|
- Piers Gaines
- 5 years ago
- Views:
Transcription
1 IEOR 130 Methods of Manufacturing Improvement Solutions to HW #5 Fall 2018, Prof. Leachman 1. Data in a factory has been collected on the performance of five types of machines, as displayed in the following table. The machines are all used in the same process flow. Shown in the table for each machine type are the theoretical production time per lot (TPT) in hours, the number of lots (NL) processed, the actual production time (PT) in hours and the down time (DT) in hours. Total time for each machine type is 24 hours. Machine TPT NL PT DT Type A B C D (a) Calculate the availability, the utilization of total time and the utilization of availability for each machine type. Calculate the OEE of each machine type. Assume quality efficiency is 100% for all machine types. M/C A: Avail = 0.896, Util = 0.875, Util of avail = / = 0.977, OEE = 20/24 = M/C B: Avail = 0.938, Util = 0.896, Util of avail = / = 0.955, OEE = 21/24 = M/C C: Avail = 0.979, Util = 0.833, Util of avail = / = 0.851, OEE = 38*0.5 / 24 = M/C D: Avail = 0.875, Util = 0.833, Util of avail = / = 0.952, OEE = 36*0.5 / 24 = 0.75 (b) Suppose it is possible to reduce down time by 0.5 hours per day for any of the four machine types. However, it is not possible to reduce down time for more than one of the machine types, i.e., you must pick one machine type and reduce down time of that machine type. For which one do you think it would be most beneficial to fab performance? Why? How will fab performance improve? Machine A is the bottleneck; reducing its down time will increase fab throughput. Reducing down time at the other machines primarily serves to reduce cycle time. If other machines are upstream from machine A in the process flow, reducing their down time might help to reduce idle time of Machine A, but this is a weaker effect.! 1
2 (c) Suppose it is possible to increase rate efficiency of any of the four machine types. For which one do you think it would be most beneficial to fab performance? Why? How will fab performance improve? Machine A is the bottleneck; increasing its rate efficiency will increase fab throughput. Increasing rate efficiency at the other machines primarily serves to reduce cycle time. If other machines are upstream from machine A in the process flow, improving their rate efficiency might have a minor positive impact on reducing idle time of Machine A, but this is a very weak effect. 2. A wafer fabrication plant produces 800 wafers per day of a memory device. The line yield is 100%. The steppers are the bottleneck equipment. At present, the OEE of the steppers averages 0.667, the down time averages 10% and the idle time averages 5%. The quality efficiency for the steppers is 100%. Considering all photo steps to make the memory device, the total theoretical process time per wafer is 0.5 hours. (a) How many steppers are operating in the plant? OEE = 800*(0.5) / N*24! N = (800)(0.5) / (.667)(24) = 25 (b) What is the rate efficiency of the steppers? OEE = U*RE*QE = U*RE = (0.85)*RE! RE = OEE / U = (.667)/(.85) =.7847 (c) What rate efficiency would be sufficient to reduce the number of operating steppers by one without reducing the output? (.85)*RE*24*24 = 800*(0.5)! RE = (800)(0.5) / (.85)(24)(24) = Two alternative process machines are under consideration. Statistics about machine performance and maintenance are as follows: Machine Rework Scrap Avg. PM Avg. Machine Avg. Process time Rate Rate Hours/Week Failures (Hours) (Hours/lot-pass) MTBF MTTR A B Assume the fab operates 168 hours per week. The machines process one lot at a time. When rework is required, the lot must be processed a second time. The average process time for the second pass is the same as for the first pass. The chance of a third pass is negligible.! 2
3 (a) What is the average availability of each machine type? AvailA = 1 16/168 8/208 = = AvailB = 1 18/168 6/106 = = (b) The two machines have the same price. From a productivity point of view, which one would you recommend? Explain. Throughput = Avail * [ 1 / (Expected process time)] * (1 Scrap rate) ThroughputA = * ( ) * { 1 / [(.55)(.99) + (1.1)(.01)]} = ThroughputB = * ( ) * { 1 / [(.5)(.98) + (1.0)(.02)]} = 1.629! B is a better choice. 4. An I Line stepper is the bottleneck of a small fabrication facility, and management desires to maximize its output rate. When equipped with a brand new bulb, the lamp intensity of the stepper is approximately 1,000 mw/cm2. The intensity declines after every wafer exposure until the bulb is replaced. The photo engineer has estimated the lamp intensity function to be LI(n) = 1,000(0.9994) n, where n refers to the nth wafer exposed since the bulb was replaced and LI(n) is the lamp intensity realized for the nth wafer. The total machine down time to replace the bulb and re-qualify the stepper is four hours. Other stepper data: wafer exchange time XT = 13 seconds, initial alignment time AT = 27.5 seconds, and move and align time MT = 0.5 seconds. There is only one exposure step performed by the stepper, with NE = 60 and EE = 1,000 mj. No blading is required. Consider three possible frequencies for changing the bulb: once every 100 wafers, once every 1,000 wafers, or once every 5,000 wafers. Which frequency would maximize n n i 1 a a = a stepper output rate? Explain. (Useful fact from algebra:! i= 1 1 a.) We calculate the average total down time (for bulb change) plus processing time (in seconds) per wafer for each alternative (n = 100, 1000, 5000): p(n)= (DT+ TPTW(n) )/n where : TPTW (n) = total processing time for n wafers. The total processing time for the n wafers is! 3
4 TPTW(n)= n (XT + AT + (NE-1)MT) + NE * EE * Σn (1/ LI(n)) = n ( *0.5) + 60* 1000 * Σn (1/ 1000(0.9994) n ) = n ( *0.5) + 60* Σn (1/ (0.9994) n ) TPTW(100)= TPTW(1000)= TPTW(5000)= p(100)= p(1000)= p(5000)= ! we should choose the smallest p(n), i.e., 1000 wafers is the frequency providing the highest throughput rate. 5. In a 24-hour period, a particular photo exposure machine had 2.5 hours of down time. Its rate efficiency was 85 percent. It completed processing of 35 lots, but 5 of these were the second run on a lot previously processed (i.e., 5 lots were reworked). The average process time per machine cycle was 0.5 hours. (One lot is processed per machine cycle, and a rework lot takes the same amount of time as a first-pass lot.) (a) Estimate the availability, the utilization of availability and the OEE of the machine for that 24-hour period. Let APT denote the average process time per lot. A = (24 2.5)/24 = , U = (35)*(0.5)/24 = U/A = / = ThPT = APT * RE = (0.5)(0.85) = OEE = (0.425)(30)/(24) = (b) An engineering change to the machine is under consideration. The change will reduce the rework rate to about 6 percent, but it will increase the average process time by 2 percent. (Theoretical process time will not be changed.) Assuming the 24-hour period reflected average conditions, estimate what the OEE score will be if the engineering change had been implemented. Assume the number of fab starts will be increased just enough so that the utilization is held constant. APT! (1.02)(0.5) = 0.51 # of lots processed (including rework) = (24)(0.7292)/(0.51) = 34.3 # of first-pass lots = (34.3) / (1.06) = OEE = (32.37)(0.425)/24 = ! 4
5 (c) Now suppose it is not known how low the rework rate will be after the engineering change, but it is known that average process time would rise by 2 percent. Find the upper limit on the rework rate after the change such that the engineering change will not decrease OEE from its value in part (a). Once again, assume the fab starts would be adjusted so that the utilization is held constant. [34.3/(1+r)] * (0.425)/24 = = 1 + r implies r! 14.3% (was 5/30 = 16.7%) 6. A semiconductor factory producing 0.8 micron products utilizes 5X G Line stepper machines to perform photolithography. The machine works as follows. One or two cassettes of 25 wafers each may be placed in the stepper by the operator. The operator must enter a recipe into the machine and place the proper reticle (i.e., the photomask) in the machine before starting the machine. The machine accommodates up to six reticles in an internal magazine. A new cassette, recipe and/or reticle can be tendered to the machine while it is running on another cassette/reticle/recipe combination. Mechanical apparatus inside the machine move wafers one at a time out of the input cassette and onto an X-Y stage where the exposures will take place. The machine performs the lithography exposures on the first wafer, then the completed wafer is moved to an empty cassette while the second wafer is moved onto the X-Y stage. The fixed time to move a completed wafer off the stage and replace it with the next wafer to be processed is called the wafer exchange time (XT). After a wafer is moved onto the X-Y stage, the machine performs an aligning procedure to properly orient the wafer level and straight with the camera lens. The fixed time to perform this initial alignment is called the alignment time (AT). The 5X stepper performs multiple exposures, one at a time. (The name "stepper" comes from the fact that it performs multiple "steps" across the wafer surface.) Each exposure encompasses a small number of die. The number of exposures (NE) required to fully process a particular wafer type is a given factor which depends on the size of the die and the exposure field size of the machine. The process recipe calls for a certain exposure energy (EE) to be achieved, measured in milli-joules (mj). The time required to perform this exposure (ET) equals EE divided by the lamp intensity (LI) of the machine, where LI is measured in milli-watts per square centimeter (mw/sq cm). LI depends on the condition of the exposure bulb and the quality of the optical path inside the machine. After a single exposure is completed, the X-Y stage moves the wafer over for the exposure of the next field. The fixed time for the mechanical apparatus to move the wafer! 5
6 and re-align the camera is called the move time (MT). There is no MT before exposing the first die; all initial motion of the wafer on the X-Y stage is included in AT. For the die types produced in this factory, there are no "test keys" printed on the wafers. The entire wafer surface is printed with product dice. After exposure of all wafers in a cassette are completed, the cassette can be removed from the machine and the exposed wafers are then sent through a development process. (Similar to the way the machine can hold two cassettes of inbound wafers, there is room in the machine for two outbound cassettes. A full outbound cassette can be removed from the machine while it continues to process wafers into the other cassette.) After developing, the wafers are inspected under a microscope. If for some reason the exposure was mis-aligned with earlier mask layers, the current layer can be stripped off in an acid bath, and the wafers sent back through the stepper for a second try. This repetition is known as rework. Let RW denote the fraction of total wafer operations performed on the 5X stepper that are rework. The operational procedures followed in the factory sometimes result in the machine being completely flushed out of wafers and falling idle. For quality control purposes, the machine might be deliberately stopped after processing one wafer and held idle while waiting for the results of the after-develop inspection. When the machine is to be used again after becoming idle, the machine is inactive while the operator puts in a new reticle, puts in a new cassette, enters the appropriate recipe, and starts the machine. It then takes the machine some time to bring the first wafer from the inbound cassette to the X-Y stage in order to start the basic processing cycle described above. The sum of all these delay times is called a setup time (ST). Let WPS denote the average number of wafers processed between setups. The industrial engineer for the fab has collected the following data about a particular 5X stepper in the factory: Parameter Theoretical Average LI 770 mw/sq cm 720 mw/sq cm MT 0.46 sec 0.47 sec AT 27.0 sec 29.0 sec XT 12.0 sec 12.0 sec ST 150 sec (a) Provide a formula for the theoretical processing time (seconds per wafer) as a function of the number of exposures per wafer (NE), the exposure energy (EE), and the numerical parameters above.! 6
7 TPW = XT + AT + NE(EE/LI) + (NE-1)MT, where XT = 12.0, AT = 27.0, LI = 770, MT = 0.46 (b) Provide a formula for the average processing time (seconds per wafer). Assume the average rework rate RW and the average number of wafers per setup WPS parameters are given. Assume rework does not result in extra stepper setups. TPW = [ XT + AT + NE(EE/LI) + (NE-1)MT ] (1+RW) + ST/WPS, where XT = 12.0, AT = 29.0, LI = 720, MT = 0.47, ST = 150 (c) The Photo Process Engineering Manager would like some help prioritizing the efforts of her staff. She would like to know: Which would reduce average processing time more, a 5% reduction in exposure time, or a 5% reduction in the rework rate? Assume the average number of exposures NE is 60, the current average exposure time is 0.3 seconds, and the current average rework rate is 2.6%. Answer her question and explain. Let ET = EE/LI. We compare TPW1 and TPW2, where TPW1 = [ XT + AT + NE(0.95)(ET) + (NE-1)MT ] (1 + RW) + ST/WPS, and TPW2 = [ XT + AT + NE(ET) + (NE-1)MT ] ( RW) + ST/WPS Equivalently, we can compare (1 + RW)(NE)(0.95)(ET) + RW [ XT + AT + (NE-1)MT ] with ( RW)(NE)(ET) (RW) [ XT + AT + (NE-1)MT ], or we can compare NE(0.95)(ET) + RW [ XT + AT + (NE-1)MT ] with (NE)(ET) RW [ XT + AT + (NE-1)MT ]. Plugging in numerical values, we compare 60(0.95)(0.3) + (0.026) [ ] = 20.5 with 60(0.3) + (0.95)(0.026) [ ] = Thus reducing the exposure time 5% is better. (d) Suppose the average processing time for the stepper is reduced. Would this translate into a higher OEE score for the stepper? Explain. The OEE will rise only if the stepper is the fab bottleneck. Otherwise,! 7
8 the reduction in process time is just turned into idle time. The reduction also will reduce cycle time. 7. At present, the process specifications for the operation of a metal etcher require the operator to perform a test run of the machine on a single blank wafer before processing each production lot. The blank wafer must be inspected for particles using a measurement machine that counts particles on the wafer surface. During this time, the metal etcher is held idle. If the particle count is low enough, the operator may proceed to process the production lot through the metal etcher. If the particle count is too high, the metal etcher machine is declared out-of-control and a cleaning of the machine must be performed before any production lots can be processed. The relevant parameters are as follows: Parameter Average Theoretical Time to process blank wafer 10.2 minutes 9.1 minutes Time to inspect blank wafer 8.5 minutes 6.2 minutes Time to process production lot 30.5 minutes 28.0 minutes Cleaning time per 24 hours 2.0 hours Other down time per 24 hours 1.2 hours Production lots processed per day 25.0 (a) What is the current OEE of the metal etcher? Assume that, theoretically, test runs are not necessary. OEE = 25(28.0) / 24(60) =.4861 (b) Estimate the current availability of the metal etcher. Suppose we define utilization (of total time) for the metal etcher to include processing time plus the enforced idleness during inspection of test runs. Estimate the current utilization (of total time) of the metal etcher. Availability = 1 - (3.2)/24 = = Utilization of total time = 25( ) / 24(60) = (c) Optimistically, what is the potential increase in OEE if test runs are eliminated but no other improvements are made? That is, what is the ratio of potential OEE to current OEE? (To estimate this increase, assume there will be no change in idle time, cleaning time, other down time or in rate of quality after the test runs are eliminated. Moreover, assume the metal etcher is the fab bottleneck by a very wide margin.) Assume same utilization: (n)(30.5) / 24(60) = 0.854! n = (0.854)(24(60) / 30.5 = 40.3! OEE = 40.3(28.0) / 24(60) =.7836 up by a ratio of or up by 30 percentage points! 8
9 (d) Pessimistically, there might be a major drop in die yield if the test runs are not performed. By what factor would the die yield need to drop to offset the gains in wafer throughput? Do you think such a drop is likely? (DY1)(25) = (DY2)(40.3) 25/40.3 = DY2 / DY = DY2/DY1 A 38% drop in yield seems very unlikely. (e) How would the trade-off change if the metal etcher was not the fab bottleneck? Would we be more inclined or less inclined to eliminate test runs? Explain very briefly. If metal etch is not the bottleneck, then 40.3 lots may be impossible, so the wafer throughput gain would be less. The die yield drop would still be the same, so the trade-off becomes less favorable.! 9
IEOR 130 Methods of Manufacturing Improvement Fall, 2016 Prof. Leachman Homework Problems #6 Due Tuesday Oct. 11, 2016
IEOR 130 Methods of Manufacturing Improvement Fall, 2016 Prof. Leachman Homework Problems #6 Due Tuesday Oct. 11, 2016 1. Data in a factory has been collected on the performance of five types of machines,
More informationIEOR 130 Methods of Manufacturing Improvement Fall, 2018, Prof. Leachman Homework Assignment 8, Due Tuesday Nov. 13
IEOR 130 Methods of Manufacturing Improvement Fall, 2018, Prof. Leachman Homework Assignment 8, Due Tuesday Nov. 13 1. Consider a factory operating at a steady production rate. Suppose the target WIP level
More informationIEOR 130 Methods of Manufacturing Improvement Fall, 2017, Prof. Leachman Solutions to Homework Assignment 8
IEOR 130 Methods of Manufacturing Improvement Fall, 2017, Prof. Leachman Solutions to Homework Assignment 8 1. Consider a factory operating at a steady production rate. Suppose the target WIP level is
More informationApplications of Maskless Lithography for the Production of Large Area Substrates Using the SF-100 ELITE. Jay Sasserath, PhD
Applications of Maskless Lithography for the Production of Large Area Substrates Using the SF-100 ELITE Executive Summary Jay Sasserath, PhD Intelligent Micro Patterning LLC St. Petersburg, Florida Processing
More informationCorrelation of Wafer Backside Defects to Photolithography Hot Spots Using Advanced Macro Inspection
Correlation of Wafer Defects to Photolithography Hot Spots Using Advanced Macro Inspection Alan Carlson* a, Tuan Le* a a Rudolph Technologies, 4900 West 78th Street, Bloomington, MN, USA 55435; Presented
More informationPart 5-1: Lithography
Part 5-1: Lithography Yao-Joe Yang 1 Pattern Transfer (Patterning) Types of lithography systems: Optical X-ray electron beam writer (non-traditional, no masks) Two-dimensional pattern transfer: limited
More informationCompetitive Semiconductor Manufacturing: Final Report on Findings from Benchmarking Eight-inch, sub-350nm Wafer Fabrication Lines Robert C.
Competitive Semiconductor Manufacturing: Final Report on Findings from Benchmarking Eight-inch, sub-350nm Wafer Fabrication Lines Robert C. Leachman Competitive Semiconductor Manufacturing Program Engineering
More informationProcess Optimization
Process Optimization Process Flow for non-critical layer optimization START Find the swing curve for the desired resist thickness. Determine the resist thickness (spin speed) from the swing curve and find
More informationCompetitive Semiconductor Manufacturing: Summary Report on Findings from Benchmarking Eight-inch, sub-350nm Wafer Fabrication Lines
Competitive Semiconductor Manufacturing: Summary Report on Findings from Benchmarking Eight-inch, sub-350nm Wafer Fabrication Lines Robert C. Leachman Competitive Semiconductor Manufacturing Program Engineering
More informationASML Job Set-up procedure for Standard Jobs 4 wafers:
ASML Job Set-up procedure for Standard Jobs 4 wafers: The ASML job files are complex and have a significant number of features not available on the GCA steppers. The procedure for setting up jobs is therefore
More informationSemiconductor Manufacturing Technology. Semiconductor Manufacturing Technology. Photolithography: Resist Development and Advanced Lithography
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda October 2001 by Prentice Hall Chapter 15 Photolithography: Resist Development and Advanced Lithography Eight Basic Steps of Photolithography
More informationPhotolithography I ( Part 1 )
1 Photolithography I ( Part 1 ) Chapter 13 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Bjørn-Ove Fimland, Department of Electronics and Telecommunication, Norwegian University of Science
More informationMajor Fabrication Steps in MOS Process Flow
Major Fabrication Steps in MOS Process Flow UV light Mask oxygen Silicon dioxide photoresist exposed photoresist oxide Silicon substrate Oxidation (Field oxide) Photoresist Coating Mask-Wafer Alignment
More informationPhotolithography Technology and Application
Photolithography Technology and Application Jeff Tsai Director, Graduate Institute of Electro-Optical Engineering Tatung University Art or Science? Lind width = 100 to 5 micron meter!! Resolution = ~ 3
More informationIEOR 130 Methods of Manufacturing Improvement Fall, 2016, Prof. Leachman Solutions to Homework Assignment 10.
IEOR 130 Methods of Manfactring Improvement Fall, 016, Prof. Leachman Soltions to Homework Assignment 10. 1. Consider a fab prodcing a NAND flash device. Prodction volme is 50,000 wafer starts per week.
More informationNO COST APPLICATIONS FOR ASSEMBLY CYCLE TIME REDUCTION
NO COST APPLICATIONS FOR ASSEMBLY CYCLE TIME REDUCTION Steven Brown, Joerg Domaschke, and Franz Leibl Siemens AG, HL MS Balanstrasse 73 Munich 81541, Germany email: steven.brown@siemens-scg.com KEY WORDS
More information450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D
450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D Doug Anberg VP, Technical Marketing Ultratech SOKUDO Lithography Breakfast Forum July 10, 2013 Agenda Next Generation Technology
More informationThe End of Thresholds: Subwavelength Optical Linewidth Measurement Using the Flux-Area Technique
The End of Thresholds: Subwavelength Optical Linewidth Measurement Using the Flux-Area Technique Peter Fiekowsky Automated Visual Inspection, Los Altos, California ABSTRACT The patented Flux-Area technique
More informationEE 143 Microfabrication Technology Fall 2014
EE 143 Microfabrication Technology Fall 2014 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 EE 143: Microfabrication
More informationi- Line Photoresist Development: Replacement Evaluation of OiR
i- Line Photoresist Development: Replacement Evaluation of OiR 906-12 Nishtha Bhatia High School Intern 31 July 2014 The Marvell Nanofabrication Laboratory s current i-line photoresist, OiR 897-10i, has
More informationDOE Project: Resist Characterization
DOE Project: Resist Characterization GOAL To achieve high resolution and adequate throughput, a photoresist must possess relatively high contrast and sensitivity to exposing radiation. The objective of
More informationHolistic View of Lithography for Double Patterning. Skip Miller ASML
Holistic View of Lithography for Double Patterning Skip Miller ASML Outline Lithography Requirements ASML Holistic Lithography Solutions Conclusions Slide 2 Shrink Continues Lithography keeps adding value
More informationRudolph s JetStep Lithography System Maximizes Throughput while Addressing the Specific Challenges of Advanced Packaging Applications
Rudolph s JetStep Lithography System Maximizes Throughput while Addressing the Specific Challenges of Advanced Packaging Applications Elvino da Silveira - Rudolph Technologies, Inc. ABSTRACT Rudolph s
More informationSUSS Mask Aligner. Purpose: To expose photoresist on a wafer using a photomask
SUSS Mask Aligner Purpose: To expose photoresist on a wafer using a photomask Overview This SOP will go over how to use the machine for basic exposures. This will include commonly used controls and frequently
More information1X Broadband Wafer Stepper for Bump and Wafer Level Chip Scale Packaging (CSP) Applications
1X Broadband Wafer Stepper for Bump and Wafer Level Chip Scale Packaging (CSP) Applications Doug Anberg, Mitch Eguchi, Takahiro Momobayashi Ultratech Stepper, Inc. San Jose, California Takeshi Wakabayashi,
More informationFABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag
FABRICATION OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Overview of CMOS Fabrication Processes The CMOS Fabrication Process Flow Design Rules Reference: Uyemura, John P. "Introduction to
More informationDIY fabrication of microstructures by projection photolithography
DIY fabrication of microstructures by projection photolithography Andrew Zonenberg Rensselaer Polytechnic Institute 110 8th Street Troy, New York U.S.A. 12180 zonena@cs.rpi.edu April 20, 2011 Abstract
More informationSection 2: Lithography. Jaeger Chapter 2. EE143 Ali Javey Slide 5-1
Section 2: Lithography Jaeger Chapter 2 EE143 Ali Javey Slide 5-1 The lithographic process EE143 Ali Javey Slide 5-2 Photolithographic Process (a) (b) (c) (d) (e) (f) (g) Substrate covered with silicon
More information8.2 Union, Intersection, and Complement of Events; Odds
8.2 Union, Intersection, and Complement of Events; Odds Since we defined an event as a subset of a sample space it is natural to consider set operations like union, intersection or complement in the context
More informationA Perspective on Semiconductor Equipment. R. B. Herring March 4, 2004
A Perspective on Semiconductor Equipment R. B. Herring March 4, 2004 Outline Semiconductor Industry Overview of circuit fabrication Semiconductor Equipment Industry Some equipment business strategies Product
More informationMICROBUMP LITHOGRAPHY FOR 3D STACKING APPLICATIONS
MICROBUMP LITHOGRAPHY FOR 3D STACKING APPLICATIONS Patrick Jaenen, John Slabbekoorn, Andy Miller IMEC Kapeldreef 75 B-3001 Leuven, Belgium millera@imec.be Warren W. Flack, Manish Ranjan, Gareth Kenyon,
More informationThere is no class tomorrow! Have a good weekend! Scores will be posted in Compass early Friday morning J
STATISTICS 100 EXAM 3 Fall 2016 PRINT NAME (Last name) (First name) *NETID CIRCLE SECTION: L1 12:30pm L2 3:30pm Online MWF 12pm Write answers in appropriate blanks. When no blanks are provided CIRCLE your
More informationCritical Dimension Sample Planning for 300 mm Wafer Fabs
300 S mm P E C I A L Critical Dimension Sample Planning for 300 mm Wafer Fabs Sung Jin Lee, Raman K. Nurani, Ph.D., Viral Hazari, Mike Slessor, KLA-Tencor Corporation, J. George Shanthikumar, Ph.D., UC
More information3D SIMULATOR OF TRACK SYSTEMS IN SEMICONDUCTOR FABRICATION. Seung Bong Hong, Doo Yong Lee, and Hyun Joong Yoon
Copyright 2002 IFAC 15th Triennial World Congress, Barcelona, Spain 3D SIMULATOR OF TRACK SYSTEMS IN SEMICONDUCTOR FABRICATION Seung Bong Hong, Doo Yong Lee, and Hyun Joong Yoon Department of Mechanical
More informationOutline. 1 Introduction. 2 Basic IC fabrication processes. 3 Fabrication techniques for MEMS. 4 Applications. 5 Mechanics issues on MEMS MDL NTHU
Outline 1 Introduction 2 Basic IC fabrication processes 3 Fabrication techniques for MEMS 4 Applications 5 Mechanics issues on MEMS 2.2 Lithography Reading: Runyan Chap. 5, or 莊達人 Chap. 7, or Wolf and
More informationMicrolens formation using heavily dyed photoresist in a single step
Microlens formation using heavily dyed photoresist in a single step Chris Cox, Curtis Planje, Nick Brakensiek, Zhimin Zhu, Jonathan Mayo Brewer Science, Inc., 2401 Brewer Drive, Rolla, MO 65401, USA ABSTRACT
More informationCopyright 1997 by the Society of Photo-Optical Instrumentation Engineers.
Copyright 1997 by the Society of Photo-Optical Instrumentation Engineers. This paper was published in the proceedings of Microlithographic Techniques in IC Fabrication, SPIE Vol. 3183, pp. 14-27. It is
More informationIt s Time for 300mm Prime
It s Time for 300mm Prime Iddo Hadar Managing Director, 300mm Prime Program Office SEMI Strategic Business Conference Napa Valley, California Tuesday, April 24, 2007 Safe Harbor Statement This presentation
More informationMicroPG 101 Pattern Generator Standard Operating Procedure Draft v.0.2
Tool owner: Roman Akhmechet, romana@princeton.edu, x 8-0468 Backup: David Barth, dbarth@princeton.edu MicroPG 101 Pattern Generator Standard Operating Procedure Draft v.0.2 QUICK GUIDE PROCEDURE OVERVIEW
More informationLithography. Taking Sides to Optimize Wafer Surface Uniformity. Backside Inspection Applications In Lithography
Lithography D E F E C T I N S P E C T I O N Taking Sides to Optimize Wafer Surface Uniformity Backside Inspection Applications In Lithography Kay Lederer, Matthias Scholze, Ulrich Strohbach, Infineon Technologies
More informationOptical Issues in Photolithography
OpenStax-CNX module: m25448 1 Optical Issues in Photolithography Andrew R. Barron This work is produced by OpenStax-CNX and licensed under the Creative Commons Attribution License 3.0 note: This module
More informationFigure 1 The Raith 150 TWO
RAITH 150 TWO SOP Figure 1 The Raith 150 TWO LOCATION: Raith 150 TWO room, Lithography area, NanoFab PRIMARY TRAINER: SECONDARY TRAINER: 1. OVERVIEW The Raith 150 TWO is an ultra high resolution, low voltage
More informationOpto-Mechanical Equipment of KBTEM: Present Day and the Future
KBTEM JSC, Minsk, Belarus Opto-Mechanical Equipment of KBTEM: Present Day and the Future Quality Management System Certificate ISO-9001 since 2001 SPIE Member since 2003 www.kb-omo.by Dr. S.Avakaw SEMI
More informationPhysics 3340 Spring 2005
Physics 3340 Spring 2005 Holography Purpose The goal of this experiment is to learn the basics of holography by making a two-beam transmission hologram. Introduction A conventional photograph registers
More informationMICROCHIP MANUFACTURING by S. Wolf
MICROCHIP MANUFACTURING by S. Wolf Chapter 19 LITHOGRAPHY II: IMAGE-FORMATION and OPTICAL HARDWARE 2004 by LATTICE PRESS CHAPTER 19 - CONTENTS Preliminaries: Wave- Motion & The Behavior of Light Resolution
More informationLecture 7. Lithography and Pattern Transfer. Reading: Chapter 7
Lecture 7 Lithography and Pattern Transfer Reading: Chapter 7 Used for Pattern transfer into oxides, metals, semiconductors. 3 types of Photoresists (PR): Lithography and Photoresists 1.) Positive: PR
More informationPixel Response Effects on CCD Camera Gain Calibration
1 of 7 1/21/2014 3:03 PM HO M E P R O D UC T S B R IE F S T E C H NO T E S S UP P O RT P UR C HA S E NE W S W E B T O O L S INF O C O NTA C T Pixel Response Effects on CCD Camera Gain Calibration Copyright
More informationReal time plasma etch control by means of physical plasma parameters with HERCULES
Real time plasma etch control by means of physical plasma parameters with HERCULES A. Steinbach 1) S. Bernhard 1) M. Sussiek 4) S. Wurm 2) Ch. Koelbl 3) D. Knobloch 1) Siemens, Dresden Siemens at International
More informationMICRO AND NANOPROCESSING TECHNOLOGIES
MICRO AND NANOPROCESSING TECHNOLOGIES LECTURE 4 Optical lithography Concepts and processes Lithography systems Fundamental limitations and other issues Photoresists Photolithography process Process parameter
More informationECSE 6300 IC Fabrication Laboratory Lecture 3 Photolithography. Lecture Outline
ECSE 6300 IC Fabrication Laboratory Lecture 3 Photolithography Prof. James J. Q. Lu Bldg. CII, Rooms 6229 Rensselaer Polytechnic Institute Troy, NY 12180 Tel. (518)276 2909 e mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s18/ecse
More informationAn Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering
An Introduction to Electronics Systems Packaging Prof. G. V. Mahesh Department of Electronic Systems Engineering India Institute of Science, Bangalore Module No. # 02 Lecture No. # 08 Wafer Packaging Packaging
More informationMethods for Manufacturing Improvement IEOR 130. Prof. Robert C. Leachman University of California at Berkeley. August, 2017
Methods for Manufacturing Improvement IEOR 130 Prof. Robert C. Leachman University of California at Berkeley August, 2017 IEOR 130 Purpose of course: instill cross-disciplinary, industrial engineering
More informationWafer Admission Control for Clustered Photolithography Tools
Wafer Admission Control for Clustered Photolithography Tools Kyungsu Park Department of Industrial and System Engineering KAIST, Daejeon, 305-70 Republic of Korea Abstract In semiconductor wafer manufacturing,
More informationIEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, VOL. 22, NO. 3, AUGUST
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, VOL. 22, NO. 3, AUGUST 2009 351 Photolithography Control in Wafer Fabrication Based on Process Capability Indices With Multiple Characteristics W. L. Pearn,
More informationUV LED ILLUMINATION STEPPER OFFERS HIGH PERFORMANCE AND LOW COST OF OWNERSHIP
UV LED ILLUMINATION STEPPER OFFERS HIGH PERFORMANCE AND LOW COST OF OWNERSHIP Casey Donaher, Rudolph Technologies Herbert J. Thompson, Rudolph Technologies Chin Tiong Sim, Rudolph Technologies Rudolph
More informationAdvanced Packaging Solutions
Advanced Packaging Solutions by USHIO INC. USHIO s UX Series Providing Advanced Packaging Solutions Page 2 USHIO s UX Series Models Featured @ SEMICON West 2013 Page 2 Large-Size Interposer Stepper UX7-3Di
More informationDevice Fabrication: Photolithography
Device Fabrication: Photolithography 1 Objectives List the four components of the photoresist Describe the difference between +PR and PR Describe a photolithography process sequence List four alignment
More informationSection 2: Lithography. Jaeger Chapter 2 Litho Reader. EE143 Ali Javey Slide 5-1
Section 2: Lithography Jaeger Chapter 2 Litho Reader EE143 Ali Javey Slide 5-1 The lithographic process EE143 Ali Javey Slide 5-2 Photolithographic Process (a) (b) (c) (d) (e) (f) (g) Substrate covered
More informationAdvanced Packaging Lithography and Inspection Solutions for Next Generation FOWLP-FOPLP Processing
Advanced Packaging Lithography and Inspection Solutions for Next Generation FOWLP-FOPLP Processing Keith Best, Gurvinder Singh, and Roger McCleary Rudolph Technologies, Inc. 16 Jonspin Rd. Wilmington,
More informationNovel laser power sensor improves process control
Novel laser power sensor improves process control A dramatic technological advancement from Coherent has yielded a completely new type of fast response power detector. The high response speed is particularly
More information5. Lithography. 1. photolithography intro: overall, clean room 2. principle 3. tools 4. pattern transfer 5. resolution 6. next-gen
5. Lithography 1. photolithography intro: overall, clean room 2. principle 3. tools 4. pattern transfer 5. resolution 6. next-gen References: Semiconductor Devices: Physics and Technology. 2 nd Ed. SM
More informationExam Time. Final Exam Review. TR class Monday December 9 12:30 2:30. These review slides and earlier ones found linked to on BlackBoard
Final Exam Review These review slides and earlier ones found linked to on BlackBoard Bring a photo ID card: Rocket Card, Driver's License Exam Time TR class Monday December 9 12:30 2:30 Held in the regular
More informationFlexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract)
Flexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract) by Tom Strothmann, *Damien Pricolo, **Seung Wook Yoon, **Yaojian Lin STATS ChipPAC Inc.1711 W Greentree Drive Tempe,
More informationEE-527: MicroFabrication
EE-57: MicroFabrication Exposure and Imaging Photons white light Hg arc lamp filtered Hg arc lamp excimer laser x-rays from synchrotron Electrons Ions Exposure Sources focused electron beam direct write
More informationCS4617 Computer Architecture
1/26 CS4617 Computer Architecture Lecture 2 Dr J Vaughan September 10, 2014 2/26 Amdahl s Law Speedup = Execution time for entire task without using enhancement Execution time for entire task using enhancement
More informationa) Getting 10 +/- 2 head in 20 tosses is the same probability as getting +/- heads in 320 tosses
Question 1 pertains to tossing a fair coin (8 pts.) Fill in the blanks with the correct numbers to make the 2 scenarios equally likely: a) Getting 10 +/- 2 head in 20 tosses is the same probability as
More informationUniversity of Minnesota Nano Fabrication Center Standard Operating Procedure Equipment Name:
Equipment Name: Coral Name: Nanoimprinter Revision Number: 1.1 Model: NX-B200 Revisionist: M. Fisher Location: Bay 4 Date: 2/12/2010 1 Description Nanonex NX-B200 nanoimprinter is another method of transfer
More informationOptimizing Automatic Parametric Test (APT) in Mixed Signal / Mems foundry
Optimizing Automatic Parametric Test (APT) in Mixed Signal / Mems foundry Authors: Steffen Richter, Group Mgr PCM-Member Technical Staff, Xfab Silicon Foundries Alex Pronin, Ph.D, Lead Applications Engineer,
More informationManaging Within Budget
Overlay M E T R O L OProcess G Y Control Managing Within Budget Overlay Metrology Accuracy in a 0.18 µm Copper Dual Damascene Process Bernd Schulz and Rolf Seltmann, AMD Saxony Manufacturing GmbH, Harry
More informationAdvanced Stepper Lithography Technology to Enable Flexible AMOLED Displays. Keith Best Roger McCleary Elvino M da Silveira 5/19/17
Advanced Stepper Lithography Technology to Enable Flexible AMOLED Displays Keith Best Roger McCleary Elvino M da Silveira 5/19/17 Agenda About Rudolph JetStep G System overview and performance Display
More informationLithography. Development of High-Quality Attenuated Phase-Shift Masks
Lithography S P E C I A L Development of High-Quality Attenuated Phase-Shift Masks by Toshihiro Ii and Masao Otaki, Toppan Printing Co., Ltd. Along with the year-by-year acceleration of semiconductor device
More informationSEMI E SPECIFICATION FOR DEFINITION AND MEASUREMENT OF EQUIPMENT RELIABILITY, AVAILABILITY, AND MAINTAINABILITY (RAM)
SEMI E10-0301 SPECIFICATION FOR DEFINITION AND MEASUREMENT OF EQUIPMENT RELIABILITY, AVAILABILITY, AND MAINTAINABILITY (RAM) This standard was technically approved by the Global Metrics Committee and is
More informationHolistic Lithography. Christophe Fouquet. Executive Vice President, Applications. 24 November 2014
Holistic Lithography Christophe Fouquet Executive Vice President, Applications 24 Holistic Lithography Introduction Customer Problem: Beyond 20nm node scanner and non scanner contributions must be addressed
More informationEUV Substrate and Blank Inspection
EUV Substrate and Blank Inspection SEMATECH EUV Workshop 10/11/99 Steve Biellak KLA-Tencor RAPID Division *This work is partially funded by NIST-ATP project 98-06, Project Manager Purabi Mazumdar 1 EUV
More informationidonus UV-LED exposure system for photolithography
idonus UV-LED exposure system for photolithography UV-LED technology is an attractive alternative to traditional arc lamp illumination. The benefits of UV-LEDs are manyfold and significant for photolithography.
More information32nm High-K/Metal Gate Version Including 2nd Generation Intel Core processor family
From Sand to Silicon Making of a Chip Illustrations 32nm High-K/Metal Gate Version Including 2nd Generation Intel Core processor family April 2011 1 The illustrations on the following foils are low resolution
More informationPicoMaster 100. Unprecedented finesse in creating 3D micro structures. UV direct laser writer for maskless lithography
UV direct laser writer for maskless lithography Unprecedented finesse in creating 3D micro structures Highest resolution in the market utilizing a 405 nm diode laser Structures as small as 300 nm 375 nm
More informationModule 11: Photolithography. Lecture 14: Photolithography 4 (Continued)
Module 11: Photolithography Lecture 14: Photolithography 4 (Continued) 1 In the previous lecture, we have discussed the utility of the three printing modes, and their relative advantages and disadvantages.
More informationChapter 6. Photolithography
Chapter 6 Photolithography 2006/4/10 1 Objectives List the four components of the photoresist Describe the difference between +PR and PR Describe a photolithography process sequence List four alignment
More informationSection 2: Lithography. Jaeger Chapter 2 Litho Reader. The lithographic process
Section 2: Lithography Jaeger Chapter 2 Litho Reader The lithographic process Photolithographic Process (a) (b) (c) (d) (e) (f) (g) Substrate covered with silicon dioxide barrier layer Positive photoresist
More informationChanging the Approach to High Mask Costs
Changing the Approach to High Mask Costs The ever-rising cost of semiconductor masks is making low-volume production of systems-on-chip (SoCs) economically infeasible. This economic reality limits the
More informationEE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng
EE4800 CMOS Digital IC Design & Analysis Lecture 1 Introduction Zhuo Feng 1.1 Prof. Zhuo Feng Office: EERC 730 Phone: 487-3116 Email: zhuofeng@mtu.edu Class Website http://www.ece.mtu.edu/~zhuofeng/ee4800fall2010.html
More informationOverlay accuracy a metal layer study
Overlay accuracy a metal layer study Andrew Habermas 1, Brad Ferguson 1, Joel Seligson 2, Elyakim Kassel 2, Pavel Izikson 2 1 Cypress Semiconductor, 2401 East 86 th St, Bloomington, MN 55425, USA 2 KLA-Tencor,
More informationGOLDEN MASK DEEP HUNTER LE
GOLDEN MASK DEEP HUNTER LE Golden mask Deep Hunter LE is a pulse induction detector, designed for easy detection of deeply buried larger metal objects (such sizes larger than 8 centimeters) with LED indication
More informationUV Nanoimprint Stepper Technology: Status and Roadmap. S.V. Sreenivasan Sematech Litho Forum May 14 th, 2008
UV Nanoimprint Stepper Technology: Status and Roadmap S.V. Sreenivasan Sematech Litho Forum May 14 th, 2008 Overview Introduction Stepper technology status: Patterning and CD Control Through Etch Alignment
More informationKMPR 1010 Process for Glass Wafers
KMPR 1010 Process for Glass Wafers KMPR 1010 Steps Protocol Step System Condition Note Plasma Cleaning PVA Tepla Ion 10 5 mins Run OmniCoat Receipt Dehydration Any Heat Plate 150 C, 5 mins HMDS Coating
More informationOptolith 2D Lithography Simulator
2D Lithography Simulator Advanced 2D Optical Lithography Simulator 4/13/05 Introduction is a powerful non-planar 2D lithography simulator that models all aspects of modern deep sub-micron lithography It
More informationAZ 1512 RESIST PHOTOLITHOGRAPHY
AZ 1512 RESIST PHOTOLITHOGRAPHY STANDARD OPERATIONAL PROCEDURE Faculty Supervisor: Prof. R. Bruce Darling Students: Katherine Lugo Danling Wang Department of Electrical Engineering Spring, 2009 TABLE OF
More informationThe Development of Device Lithography
5 66 PROCEEDINGS OF THE IEEE, VOL. 71, NO. 5, MAY 1983 The Development of Device Lithography DONALD R. HERRIOT", SENIOR MEMBER, IEEE Invited Paper Abstmet-Lithography has been the principal pacing element
More informationOptical Lithography. Keeho Kim Nano Team / R&D DongbuAnam Semi
Optical Lithography Keeho Kim Nano Team / R&D DongbuAnam Semi Contents Lithography = Photolithography = Optical Lithography CD : Critical Dimension Resist Pattern after Development Exposure Contents Optical
More informationADVANCED MASK MAKING AT RIT. David P. Kanen 5th Year Microelectronic Engineer Student Rochester Institute of Technology ABSTRACT
ADVANCED MASK MAKING AT RIT David P. Kanen 5th Year Microelectronic Engineer Student Rochester Institute of Technology ABSTRACT This project involved the definition of the steps necessary to generate a
More information(ksaligner & quintel resolution)
Process [4.10] (ksaligner & quintel resolution) 1.0 Process Summary 1.1 Since Karl Suss ksaligner is heavily used and Quintel aligner is not, nanolab decided to compare the 2 micron line resolution from
More informationHeidelberg µpg 101 Laser Writer
Heidelberg µpg 101 Laser Writer Standard Operating Procedure Revision: 3.0 Last Updated: Aug.1/2012, Revised by Nathanael Sieb Overview This document will provide a detailed operation procedure of the
More informationoptical and photoresist effects
Focus effects in submicron optical lithography, optical and photoresist effects Chris A. Mack and Patricia M. Kaufman Department of Defense Fort Meade, Maryland 20755 Abstract This paper gives a review
More informationGAMBLING ( ) Name: Partners: everyone else in the class
Name: Partners: everyone else in the class GAMBLING Games of chance, such as those using dice and cards, oporate according to the laws of statistics: the most probable roll is the one to bet on, and the
More informationEOS Exposure of Components in Soldering Process
EOS Exposure of Components in Soldering Process Published in EEWeb By Vladimir Kraz, ONFilter, 2 May 2012 Soldering irons, solder extractors and other equipment that comes in direct electrical contact
More informationA LOAD BALANCING METHOD FOR DEDICATED PHOTOLITHOGRAPHY MACHINE CONSTRAINT
36 A LOAD BALANCING METHOD FOR DEDICATED PHOTOLITHOGRAPHY MACHINE CONSTRAINT Arthur Shr 1, Alan Liu 1, Peter P. Chen 2 1 Department of Electrical Engineering, National Chung Cheng University Chia-Yi 621,
More informationEE143 Fall 2016 Microfabrication Technologies. Lecture 3: Lithography Reading: Jaeger, Chap. 2
EE143 Fall 2016 Microfabrication Technologies Lecture 3: Lithography Reading: Jaeger, Chap. 2 Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1-1 The lithographic process 1-2 1 Photolithographic
More informationMASSACHUSETTS INSTITUTE OF TECHNOLOGY
MASSACHUSETTS INSTITUTE OF TECHNOLOGY 15.053 Optimization Methods in Management Science (Spring 2007) Problem Set 7 Due April 12 th, 2007 at :30 pm. You will need 157 points out of 185 to receive a grade
More informationCopyright 2002 by the Society of Photo-Optical Instrumentation Engineers.
Copyright 22 by the Society of Photo-Optical Instrumentation Engineers. This paper was published in the proceedings of Optical Microlithography XV, SPIE Vol. 4691, pp. 98-16. It is made available as an
More information