Wafer Admission Control for Clustered Photolithography Tools
|
|
- Julie Hart
- 6 years ago
- Views:
Transcription
1 Wafer Admission Control for Clustered Photolithography Tools Kyungsu Park Department of Industrial and System Engineering KAIST, Daejeon, Republic of Korea Abstract In semiconductor wafer manufacturing, clustered photolithography scanners frequently use pre-scan or post-scan wafer buffers to ensure that the scanner is seldom starved of wafers or blocked from further production. While such practice is essential to maximize the throughput of this costly tool, stateof-the-art methods for determining when to use the buffer are overly cautious. As a consequence, each wafer s residency time in the tool may be significantly larger than necessary and the time a lot spends inside the cluster is increased. Since satisfaction of time windows and reduction in wafer residency time in a tool will arguably improve yield and reduced lot process time will increase manufacturing deployment opportunities, we strive to minimize residency time while maintaining maximum throughput. To achieve our goal, we develop wafer admission control algorithms considering setups and transient operation. The output of the algorithm is suggested wafer entry times to the tool and is intended to be used by the wafer handling robot as a guideline. We simulate several representative systems to verify the performance of the approach. For a typical system, it is shown that, while maintaining throughput, the wafer residency time, the lot process time and the wafer buffer occupancy are reduced by 54%, 3% and 67%, respectively. The lot deployment opportunity in the same case is increased by 4%. As a consequence, there are fewer wafers for the wafer handling robots to serve and the tool may be designed with fewer buffer slots. The concept and algorithm will thus improve clustered photolithography performance in numerous ways. I. INTRODUCTION The purpose of the pre-scan wafer buffer in clustered photolithography tools is to provide the scanner with a ready supply of wafers in the event of setup delays in the pre-scan track. A supply of wafers in the buffer ensures minimal loss of scanner throughput. However, wafers often languish needlessly and for a significant duration of time in the prescan buffer. This is because typical wafer admission policies (implemented by a wafer handling robot) do not carefully admit wafers as needed for setup protection. Rather, they admit wafers in an opportunistic manner as the wafer, robot and first process are jointly available. The consequences of unnecessarily early wafer admission are twofold. First, lots are admitted into the tool earlier than necessary, preventing them from being deployed to another tool should one become available. The result is increased sector cycle time and so called deployment capacity loss ([]). Second, and perhaps more importantly, early wafer admission, and the resulting high buffer levels, causes an increase in the James R. Morrison Department of Industrial and System Engineering KAIST, Daejeon, Republic of Korea duration of time each wafer spends in the tool. This may result in a loss of yield. In semiconductor manufacturing, it is generally believed that lots with long cycle times incur higher contamination levels resulting in yield loss. In [2], it was shown that a reduction in waiting times at key production stages provides an improvement in manufacturing yield in semiconductor wafer manufacturing. In the studies of [3-5], they assumed that the duration of time the wafer spends in fabrication leads to a reduction in yield. There is thus ample evidence and conjecture that wafer cycle times are correlated with yield. Our goal is to develop and evaluate wafer admission algorithms that guarantee no loss of throughput while minimizing the wafer residency time (the average duration each wafer is in the tool). Since we can easily achieve our goal by fixing the wafer admission interval at the bottleneck output interval when the buffer is full and the tool is in steady state operation, our policies are most relevant in transient operation. That is, our algorithm will be effective when switching from one class of lot to another or before the buffer reaches its target level. Such transient behavior is particularly relevant for high mix manufacturing and is anticipated in the impending era of 450mm diameter wafers ([6]). To our knowledge, only a single effort described below has addressed this issue. However, work on related concepts such as deployment loss, parallelism (extended duration of time in a tool) and transient modeling of clustered photolithography tools may be found in [], [7], and [8-9], respectively. Since transient analysis and the control of systems with wafer handling robots are intractable problems ([0]), we abstract to a flow line model of the tool. The resulting wafer admission policy will be directly applicable to the robot controller as a guideline for wafer pickup time at the tool entrance. In [], a guideline for wafer admission was developed. They considered scheduled failures during the processing of lots using a serialized flow line model with only a single class of wafers. Here, we study flow line models with redundant and setups between lot changes. As we incorporate practical features such as multiple classes of wafers and the reticle alignment process at the scanner, our model is more practically applicable and extends the results of []. We conduct simulation studies on models of clustered photolithography tools to verify the algorithm s performance. In our studies we consider different train sizes (the average number of lots of the same class processed sequentially)
2 systems and loading. The results indicate, for example, that we can reduce the wafer residency time, the lot process time and the wafer buffer occupancy by 54%, 3% and 67%, respectively, when the train level is 3 and the loading level is 90% of the maximum throughput of the tool. The paper is organized as follows. In Section II, we describe clustered photolithography tools and flow line models. The equations for wafer behavior and the algorithms are presented in Section III. In Section IV, numerical experiments are discussed. Concluding remarks are presented in Section V. II. SYSTEM DESCRIPTION A. Clustered Photolithography Tools Photolithography tools play an important role in semiconductor wafer manufacturing process. Such a tool consists of a pre-scan track, a photolithography scanner and a post-scan track. As the scanner is very expensive it is typically the bottleneck process of the clustered photolithography tool. The track tools consist of numerous processes and each process may be conducted by several to guarantee a sufficient throughput. The pre-scan track prepares each wafer for the scanner by coating the wafer with photosensitive chemicals and conducting baking and cooling operations. The photolithography scanner exposes wafers to desired light patterns. The post-scan track develops the wafer. There may be wafer buffers between the track tools and scanner and several wafer handling robots within the clustered tool. Fig. depicts a clustered photolithography tool with one pre-scan tool consisting of 3 processes, one pre-scan buffer with six wafer capacity, one photolithography scanner, one post-scan tool consisting of 3 processes and one wafer handling robot. Fig.. A clustered photolithography tool. Wafers randomly arrive to the system in batches called lots and are served in a first come first served (FCFS) manner. There are K classes of wafers, each has different process times. When changing lot class, a setup of the track tool and a reticle alignment process may be required. A track setup only can begin once all of its are empty. The reticle alignment process is conducted for the first wafer when lot class changes. B. Flow Line Models For tractability, we abstract the clustered photolithography tool to a flow line. That is, we do not model robot actions. Such an abstraction is sufficient for our purposes as we seek to develop recommendations for wafer admission that the wafer handling robot may consider in its deliberations. A flow line model consists of a sequence of M processes, P,, P M, which wafers must receive in order. There are R m for process P m. Each module can hold at most one wafer. An arriving wafer waits at the infinite queue and enters service when one of the for process P is available. Once a wafer enters the module for process P m, it advances to next process P m+ if the wafer completes process m and at least one module for process P m+ is available. When a wafer completes process P M, it exits the system. Such a flow line model is depicted in Fig. 2. Wafers Arrive R 2 R Infinite queue P 2 P P P2 Fig. 2. A flow line with redundant. III. OPTIMIZATION MODELS WITH SETUPS R M P M... P M Wafers Exit Photolithography tools may require setups between lots and a reticle alignment process for the first wafer of each lot when lot class changes. In this section, we develop flow line models for the wafer behavior and optimization algorithms that minimize wafer residency time subject to maximum throughput. The algorithm decides when wafers should enter the tool; we call this wafer admission control. We extend the algorithms of [] to a redundant flow line models with a focus on practical features such as multiple classes of lots, reticle (re)alignment and setups between lots. A. Flow Line Models with Redundant Modules and Setup We use X m (i, w) to denote the time instant when wafer w of lot i enters into process P m. Let τ k m denote the deterministic process time for a wafer of class k at process m. Let C m (i, w) denote the completion time of a wafer w of lot i at process P m (not including time spent queueing for the next process), so that C m (i, w) = X m (i, w) + τ k m. Process P m has R m redundant. Let a(i) denote the arrival time of lot i and c(i) denote the class of lot i. When changing from one class of lot to another two kinds of setups are conducted; track setups and reticle alignment. Track setups require that all devoted to processes prior to and including some process P p be empty before the setup begins. For clustered photolithography tools, process P p is generally the last process of the pre-scan track. Once all before and including process P p are vacant, the setup may commence. These then remain empty for the deterministic duration of the setup τ setup (the duration can be a function of the lot classes). Assume that we know the class of the succeeding lots before it arrives. Reticle alignment is conducted at process P s (P s is the scan process), where s > p, and is done for the first wafer of the lot when lot class changes. It has deterministic duration, τ align. Lot i consists of W i wafers. Since the setup can start once the last wafer of the preceding lot enters process P p+,
3 X (i, ) = max{a(i), X P+ (i-, W i- )}+ τ setup if c(i) c(i-), () X (i, ) = max{a(i), X 2 (i, W i- -R +)} if c(i) = c(i-), (2) X m (i, w) = max{ X m- (i, w) + τ c(i) m-, X m+ (i, w-r m )} for i and m, (3) X s+ (i, ) = max{x s (i, ) + τ c(i) s+τ align, X s+2 (i, W i- -R s+ +)},(4) X M (i, w) = max{ X M- (i, w) + τ c(i) M-, X M (i, w-r M ) +τ c(i) M},(5) for w > 0 and i =,, L (L is the number of lots considered). Above a negative wafer index indicates a wafer of the previous lot, that is, X m (i, w) = X m (i-, W i- -w+) for w < 0. Initial conditions are X P+ (0, W 0 ) = - for w < 0 and X m (i, w) = - for i < 0. With these equations, we can calculate the completion time of wafer w of lot i from a tool as C M (i,w) = X M (i, w) +τ c(i) M. (6) Equations () and (2) assume that each wafer enters the tool as soon as possible. That is, wafers enter the tool when a wafer and the first process are jointly available. This policy is called opportunistic wafer entry, provides the earliest exit time for each wafer, and results in maximum throughput. Note that buffers can be considered as a process with zero service time. B. Optimization Models We next discuss how to obtain the maximum throughput and reduce the wafer residency time. This process is the same as in [] at the high level. However, since we are using the extended equations ()-(6), the detailed calculations are different. We include the steps of the high level procedure here for completeness. In the opportunistic wafer entry policy, wafers enter a tool earlier than necessary; thus causes two negative consequences. First, lots enter a tool earlier than necessary and cannot be deployed to another tool if one becomes available. This causes deployment capacity loss and increased sector cycle time. Second, unnecessarily early wafer admission forces more wafers into the tool than are needed for maximum throughput. Thus, there are unnecessary delays inside the tool and high buffer levels. Consequently, there is more wafer handling robot movement, and the residency time of each wafer is increased and may have higher variation. However, we can reduce the negative effects of the opportunistic wafer admission policy while preserving the maximum throughput of that policy with wafer admission control. We next provide an algorithm that computes the latest wafer entry time for each wafer that still guarantees maximum throughput. The algorithm consists of two steps. Step: Determine the earliest exit time for each wafer. With given anticipated lot arrival times, reticle alignment times and setup durations, calculate the earliest exit time for each wafer by using the opportunistic wafer admission policy. The solution of () to (6) gives the earliest possible exit times for each wafer. Denote those times as C* M (i,w) for i =,, L and w =,, W i. Step2: Compute the latest admission time for each wafer that will still guarantee the earliest wafer exit time. In this step, we consider the wafer admission times as decision variables and restrict the exit time for each wafer to that of Step. To obtain the latest admission time for each wafer, use the objective function Max W w= X ( w). The optimal solution obtained with this objective function provides the minimum average residency time (see []). The optimization problem is as follow: Max W w= X ( w) Subject to equations (3), (4), (5), X (i, ) max { a(i), X P+ (i-, W i ) }+ τ setup if c(i) c(i-), X (i, ) max { a(i), X 2 (i, W i- -R +) } if c(i) = c(i-), C M (i, w) = C* M (i, w), for i =,, L and w =,, W i. The optimal solution provides the recommended admission time for each wafer which is the latest release time into the tool to guarantee maximum throughput. IV. NUMERICAL EXPERIMENTS We conduct a numerical study of several different systems to evaluate the effectiveness of our algorithm. The systems we study are based on [9]. The process time data for each class and the number of parallel for each process are given in the appendix of Section VI. All systems have deterministic process times, random setup time and random reticle alignment time and allow redundant. The setup times and reticle alignment time are uniformly distributed over [20, 300] seconds and [240, 420] seconds, respectively. There are 5 pre-scan processes, 2 or 24 buffer, one bottleneck (scan) module and 5 post-scan processes. System and 3 have a buffer with 24 wafer slots and System 2 has a 2 wafer buffer. Setups on the track occur when changing lot type and the st wafer of every lot prompts delay for a reticle alignment at the scanner. The setup index P is 5 (that is, processes P,, P 5 must be vacant before a setup can begin). There are 3 classes of lots (K = 3) and we consider three different average train sizes (T =.5, 3, 6). Each lot consists of 24 wafers (W = 24) and we use a Poisson arrival process with ten different system loading levels. We first study the Just-in-Time (JIT) maximum throughput case, and subsequently consider loading levels ρ = 0., 0.2,..., 0.9, (the JIT case is the ρ = case). Assume that we already know the class of the succeeding lots before it arrives. We conducted 0 replications for each case. Each replication consists of,800 lots and averages are calculated based on the last,500 lots. The results for Systems and 2 are very similar to that of System 3; we provide only the results for System 3.
4 A. Cycle Time and Throughput Time Fig. 4. Average buffer level for System 3. Fig. 3. Cycle time and throughput time for System 3. The cycle time and throughput time of System 3 are depicted in Fig. 3. Cycle time is the duration of time that a lot is inside the tool; the cycle time of lot i is CT(i) = C M (i,w i ) - X (i, ). Throughput time is defined as TT(i) = min{ CT(i), C M (i,w i ) - C M (i-,w i- )}. The average of the throughput time is the inverse of the measured tool throughput. The graph shows that our algorithm (Alg.) provides much less cycle time with same throughput time as compared to the opportunistic wafer admission (Opp.). In the case of T = 3 and ρ = 0.9, (typical values for a real environment), the cycle time of the algorithm is 3.35% smaller than that of the opportunistic admission policy. Fig. 4 depicts the pre-scan buffer levels for each case. Buffer level is defined as the average number of wafers occupying the buffer. When wafers are admitted into the tool as necessary, buffer use is reduced. Consequently, wafers spend less time in the buffer and the mean wafer residency time (the average duration each wafer is in the tool) and lot cycle time are reduced. A reduction in buffer use also allows are to design the tool with less buffer space. Less buffer size may improve space efficiency. In the system with T = 3 and ρ = 0.9, our algorithm reduced the average buffer level by 66.57%. C. Wafer Residency Time B. Pre-scan Buffer Occupancy
5 F. Performance Characterization of the Algorithms Fig. 5. Wafer residency time for System 3. As mentioned before, reduced wafer residency time may improve yield. It is the specific purpose of our algorithm to reduce residency time. Fig. 5 shows that our algorithm works well for that purpose. In the system with T = 3 and ρ = 0.9, it reduces the wafer residency time by 53.90%. D. Deployment Opportunity Fig. 6. Deployment opportunity for System 3. When a lot is seized by a tool as late as possible, it has greater chance to be deployed at another accessible and empty tool. Our algorithm increases this chance. Simulation results of the deployment opportunity improvement are depicted in Fig. 6. The opportunity time is measured by a(i) X (i, ), that is, queuing time of a lot before the lot enters a tool. The y axis of the graph represents the improvement of opportunity times of our algorithm compared to opportunistic wafer entry. That is, increment in average opportunity time by applying our algorithm divided by that of opportunistic wafer entry. In the system with T = 3 and ρ = 0.9, our algorithm obtains a 3.62% increase in deployment opportunity time compared to opportunistic wafer entry. E. Algorithm Performance with Train Level Based on the previous results, when the train level is higher, our algorithm provides more improved results in tool performances such as cycle time of lot, buffer level, wafer residency time and deployment opportunity. It is due to that high train level means fewer changes of lot class resulting in fewer setups. Consequently, pre-scan buffers do not need to be filled with wafers to preserve throughput. Fig. 7. Performances of the algorithms for System 3 (T = 3, ρ = 0.9). Fig. 7 depicts the results of several admission policies in System 3 with T = 3 and ρ = 0.9. The throughput is calculated as the inverse of the average throughput time. Opportunistic wafer entry provides maximum throughput with large residency time. Our algorithm reduces the residency time while preserving the maximum throughput. The bottleneck interval policy admits wafer at constant interval equal to the bottleneck process time after the entry of the first wafer of a new class of lot. That policy offers minimum residency time when the bottleneck process is a single module. In this characterization, a policy with high throughput (greater y-axis value) and low residency time (smaller x-axis value) is desired. The algorithm presented here performs quite well. V. CONCLUDING REMARKS Process time of a lot, wafer residency time and, arguably, yield can all be improved by wafer admission control. In this paper, we have introduced a wafer admission control algorithm that minimizes wafer residency time while achieving maximum throughput. It will provide lower buffer levels and improved deployment opportunity by recommending wafer admission times that can be used by a wafer transfer robot controller. Numerical experiments support the effectiveness of the algorithm. The algorithm allows practical consideration of clustered photolithography tools including pre-scan setup and reticle alignment process. Future work will be to incorporate robot movements inside the tools into the wafer admission control algorithm. It would also be of interest to develop a lower level robot controller to obey the guidelines of the algorithm. ACKNOWLEDGMENT This work was supported in part by the Korea Research Foundation (KRF) Grant N and N
6 VI. APPENDIX: EXPERIMENTAL DATA TABLE I PROCESS TIME DATA FOR SYSTEM System Class 2 3 number of τ k τ k τ k τ k τ k Note τ k Buffer τ k Scanner τ k τ k τ k τ k τ k TABLE II PROCESS TIME DATA FOR SYSTEM 2 System 2 Class 2 3 number of τ k τ k τ k τ k τ k Note τ k Buffer τ k Scanner τ k τ k τ k τ k τ k International Semiconductor Manufacturing Symposium, pp , 200. [3] Krishna Srinivasan, Raka Sandell, and Steven Brown, Correlation between yield and waiting time: A quantitative study, IEEE/CPMT International Electronics Manufacturing Technology Symposium, pp , 995. [4] Lawrence M. Wein, On the relationship between yield and cycle time in semiconductor wafer fabrication, IEEE Transactions on Semiconductor Manufacturing, Vol. 5, No.2, pp , 992. [5] Doron Meyersdorf and Taho Yang, Cycle time reduction for semiconductor wafer fabrication facilities, IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop, pp , 997. [6] D. Pillai, The future of semiconductor manufacturing: Factory integration breakthrough opportunities, IEEE Robotics and Automation Magazine, vol.3, no. 4, pp. 6 24, [7] J. R. Morrison and D. P. Martin, Performance evaluation of photolithography cluster tools: Queueing and throughput models, OR Spectrum, vol., no. 4, pp , [8] T. L Perkinson, P. K. McLarty, R. S. Gyurcsik and Ralph K. Cavin III, Single-wafer cluster tool performance: An analysis of throughput, IEEE Transactions on Semiconductor Manufacturing, Vol. 7, No. 3, pp , 994. [9] James R. Morrison, Deterministic flow lines with applications, IEEE Transactions on Automation Science and Engineering, Vol. 7, No. 2, pp , April 200. [0] Milind W. Dawande, H. Neil Geismar and Suresh P. Sethi, Throughput optimization in robotic cells, Springer, 2007 [] Kyungsu Park and James R. Morrison, Control of wafer release in muti cluster tools, to appear in the Proceedings of the 200 IEEE International Conference on Control and Automation, June 200. TABLE III PROCESS TIME DATA FOR SYSTEM 3 System 3 Class 2 3 number of τ k τ k τ k τ k τ k Note τ k Buffer τ k Scanner τ k τ k τ k τ k τ k REFERENCES [] Marcoux, P. McClintock, M. Martin, D. Woods, R., Determining capacity loss from operational and technical deployment practices in a semiconductor manufacturing line, Proceedings of the 999 IEEE International Semiconductor Manufacturing Symposium, pp. 3-5, 999. [2] Wen-Chi Chang, Max Yu, Ray Wu, Claire Chen, Joey Chen, C. Y. Hsieh, and C. K. Wang, Yield improvement through cycle time and process fluctuation analyses, Proceedings of the 200 IEEE
3D SIMULATOR OF TRACK SYSTEMS IN SEMICONDUCTOR FABRICATION. Seung Bong Hong, Doo Yong Lee, and Hyun Joong Yoon
Copyright 2002 IFAC 15th Triennial World Congress, Barcelona, Spain 3D SIMULATOR OF TRACK SYSTEMS IN SEMICONDUCTOR FABRICATION Seung Bong Hong, Doo Yong Lee, and Hyun Joong Yoon Department of Mechanical
More informationCRITICAL TOOLS IDENTIFICATION AND CHARACTERISTICS CURVES CONSTRUCTION IN A WAFER FABRICATION FACILITY
Proceedings of the 2001 Winter Simulation Conference B. A. Peters, J. S. Smith, D. J. Medeiros, and M. W. Rohrer, eds CRITICAL TOOLS IDENTIFICATION AND CHARACTERISTICS CURVES CONSTRUCTION IN A WAFER FABRICATION
More informationA LOAD BALANCING METHOD FOR DEDICATED PHOTOLITHOGRAPHY MACHINE CONSTRAINT
36 A LOAD BALANCING METHOD FOR DEDICATED PHOTOLITHOGRAPHY MACHINE CONSTRAINT Arthur Shr 1, Alan Liu 1, Peter P. Chen 2 1 Department of Electrical Engineering, National Chung Cheng University Chia-Yi 621,
More informationNOMENCLATURE /$ IEEE IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING, VOL. 5, NO. 2, APRIL
IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING, VOL. 5, NO. 2, APRIL 2008 321 Steady-State Throughput and Scheduling Analysis of Multicluster Tools: A Decomposition Approach Jingang Yi, Member,
More informationNO COST APPLICATIONS FOR ASSEMBLY CYCLE TIME REDUCTION
NO COST APPLICATIONS FOR ASSEMBLY CYCLE TIME REDUCTION Steven Brown, Joerg Domaschke, and Franz Leibl Siemens AG, HL MS Balanstrasse 73 Munich 81541, Germany email: steven.brown@siemens-scg.com KEY WORDS
More informationPerformance Analysis of Finite Population Cellular System Using Channel Sub-rating Policy
Universal Journal of Communications and Network 2): 74-8, 23 DOI:.389/ucn.23.27 http://www.hrpub.org Performance Analysis of Finite Cellular System Using Channel Sub-rating Policy P. K. Swain, V. Goswami
More informationUtilization-Aware Adaptive Back-Pressure Traffic Signal Control
Utilization-Aware Adaptive Back-Pressure Traffic Signal Control Wanli Chang, Samarjit Chakraborty and Anuradha Annaswamy Abstract Back-pressure control of traffic signal, which computes the control phase
More informationQueuing Theory Systems Analysis in Wireless Networks Mobile Stations with Non-Preemptive Priority
Queuing Theory Systems Analysis in Wireless Networks Mobile Stations with Non-Preemptive Priority Bakary Sylla Senior Systems Design Engineer Radio Access Network T-Mobile Inc. USA & Southern Methodist
More informationIEOR 130 Methods of Manufacturing Improvement Fall, 2016 Prof. Leachman Homework Problems #6 Due Tuesday Oct. 11, 2016
IEOR 130 Methods of Manufacturing Improvement Fall, 2016 Prof. Leachman Homework Problems #6 Due Tuesday Oct. 11, 2016 1. Data in a factory has been collected on the performance of five types of machines,
More informationDelay Performance Modeling and Analysis in Clustered Cognitive Radio Networks
Delay Performance Modeling and Analysis in Clustered Cognitive Radio Networks Nadia Adem and Bechir Hamdaoui School of Electrical Engineering and Computer Science Oregon State University, Corvallis, Oregon
More informationQualcomm Research Dual-Cell HSDPA
Qualcomm Technologies, Inc. Qualcomm Research Dual-Cell HSDPA February 2015 Qualcomm Research is a division of Qualcomm Technologies, Inc. 1 Qualcomm Technologies, Inc. Qualcomm Technologies, Inc. 5775
More informationCross-Layer Design and Analysis of Wireless Networks Using the Effective Bandwidth Function
1 Cross-Layer Design and Analysis of Wireless Networks Using the Effective Bandwidth Function Fumio Ishizaki, Member, IEEE, and Gang Uk Hwang, Member, IEEE Abstract In this paper, we propose a useful framework
More informationCapacity Analysis and Call Admission Control in Distributed Cognitive Radio Networks
IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS (TO APPEAR) Capacity Analysis and Call Admission Control in Distributed Cognitive Radio Networks SubodhaGunawardena, Student Member, IEEE, and Weihua Zhuang,
More informationThe Multiple Part Type Cyclic Flow Shop Robotic Cell Scheduling Problem: A Novel and Comprehensive Mixed Integer Linear Programming Approach
The Multiple Part Type Cyclic Flow Shop Robotic Cell Scheduling Problem: A Novel and Comprehensive Mixed Integer Linear Programming Approach Atabak Elmi a, Asef Nazari b,, Dhananjay Thiruvady a a School
More informationCognitive Radio Spectrum Access with Prioritized Secondary Users
Appl. Math. Inf. Sci. Vol. 6 No. 2S pp. 595S-601S (2012) Applied Mathematics & Information Sciences An International Journal @ 2012 NSP Natural Sciences Publishing Cor. Cognitive Radio Spectrum Access
More informationStatistical Analysis of Nuel Tournaments Department of Statistics University of California, Berkeley
Statistical Analysis of Nuel Tournaments Department of Statistics University of California, Berkeley MoonSoo Choi Department of Industrial Engineering & Operations Research Under Guidance of Professor.
More informationPERFORMANCE MODELLING OF RECONFIGURABLE ASSEMBLY LINE
ISSN 1726-4529 Int. j. simul. model. 5 (2006) 1, 16-24 Original scientific paper PERFORMANCE MODELLING OF RECONFIGURABLE ASSEMBLY LINE Jain, P. K. * ; Fukuda, Y. ** ; Komma, V. R. * & Reddy, K. V. S. *
More informationCorrelation of Wafer Backside Defects to Photolithography Hot Spots Using Advanced Macro Inspection
Correlation of Wafer Defects to Photolithography Hot Spots Using Advanced Macro Inspection Alan Carlson* a, Tuan Le* a a Rudolph Technologies, 4900 West 78th Street, Bloomington, MN, USA 55435; Presented
More informationUtilization of Multipaths for Spread-Spectrum Code Acquisition in Frequency-Selective Rayleigh Fading Channels
734 IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 49, NO. 4, APRIL 2001 Utilization of Multipaths for Spread-Spectrum Code Acquisition in Frequency-Selective Rayleigh Fading Channels Oh-Soon Shin, Student
More informationIEEE/ACM TRANSACTIONS ON NETWORKING, VOL. XX, NO. X, AUGUST 20XX 1
IEEE/ACM TRANSACTIONS ON NETWORKING, VOL. XX, NO. X, AUGUST 0XX 1 Greenput: a Power-saving Algorithm That Achieves Maximum Throughput in Wireless Networks Cheng-Shang Chang, Fellow, IEEE, Duan-Shin Lee,
More informationValidation Plan: Mitchell Hammock Road. Adaptive Traffic Signal Control System. Prepared by: City of Oviedo. Draft 1: June 2015
Plan: Mitchell Hammock Road Adaptive Traffic Signal Control System Red Bug Lake Road from Slavia Road to SR 426 Mitchell Hammock Road from SR 426 to Lockwood Boulevard Lockwood Boulevard from Mitchell
More informationTSIN01 Information Networks Lecture 9
TSIN01 Information Networks Lecture 9 Danyo Danev Division of Communication Systems Department of Electrical Engineering Linköping University, Sweden September 26 th, 2017 Danyo Danev TSIN01 Information
More informationAdvances in Antenna Measurement Instrumentation and Systems
Advances in Antenna Measurement Instrumentation and Systems Steven R. Nichols, Roger Dygert, David Wayne MI Technologies Suwanee, Georgia, USA Abstract Since the early days of antenna pattern recorders,
More informationChannel Sensing Order in Multi-user Cognitive Radio Networks
2012 IEEE International Symposium on Dynamic Spectrum Access Networks Channel Sensing Order in Multi-user Cognitive Radio Networks Jie Zhao and Xin Wang Department of Electrical and Computer Engineering
More informationOPPORTUNISTIC SPECTRUM ACCESS IN MULTI-USER MULTI-CHANNEL COGNITIVE RADIO NETWORKS
9th European Signal Processing Conference (EUSIPCO 0) Barcelona, Spain, August 9 - September, 0 OPPORTUNISTIC SPECTRUM ACCESS IN MULTI-USER MULTI-CHANNEL COGNITIVE RADIO NETWORKS Sachin Shetty, Kodzo Agbedanu,
More informationDownlink Erlang Capacity of Cellular OFDMA
Downlink Erlang Capacity of Cellular OFDMA Gauri Joshi, Harshad Maral, Abhay Karandikar Department of Electrical Engineering Indian Institute of Technology Bombay Powai, Mumbai, India 400076. Email: gaurijoshi@iitb.ac.in,
More informationEmpirical Probability Based QoS Routing
Empirical Probability Based QoS Routing Xin Yuan Guang Yang Department of Computer Science, Florida State University, Tallahassee, FL 3230 {xyuan,guanyang}@cs.fsu.edu Abstract We study Quality-of-Service
More informationA Backlog-Based CSMA Mechanism to Achieve Fairness and Throughput-Optimality in Multihop Wireless Networks
A Backlog-Based CSMA Mechanism to Achieve Fairness and Throughput-Optimality in Multihop Wireless Networks Peter Marbach, and Atilla Eryilmaz Dept. of Computer Science, University of Toronto Email: marbach@cs.toronto.edu
More informationChannel Sensing Order in Multi-user Cognitive Radio Networks
Channel Sensing Order in Multi-user Cognitive Radio Networks Jie Zhao and Xin Wang Department of Electrical and Computer Engineering State University of New York at Stony Brook Stony Brook, New York 11794
More informationGateways Placement in Backbone Wireless Mesh Networks
I. J. Communications, Network and System Sciences, 2009, 1, 1-89 Published Online February 2009 in SciRes (http://www.scirp.org/journal/ijcns/). Gateways Placement in Backbone Wireless Mesh Networks Abstract
More informationA survey on broadcast protocols in multihop cognitive radio ad hoc network
A survey on broadcast protocols in multihop cognitive radio ad hoc network Sureshkumar A, Rajeswari M Abstract In the traditional ad hoc network, common channel is present to broadcast control channels
More informationEasyChair Preprint. A User-Centric Cluster Resource Allocation Scheme for Ultra-Dense Network
EasyChair Preprint 78 A User-Centric Cluster Resource Allocation Scheme for Ultra-Dense Network Yuzhou Liu and Wuwen Lai EasyChair preprints are intended for rapid dissemination of research results and
More informationKeywords- Fuzzy Logic, Fuzzy Variables, Traffic Control, Membership Functions and Fuzzy Rule Base.
Volume 6, Issue 12, December 2016 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Fuzzy Logic
More informationImproving Reader Performance of an UHF RFID System Using Frequency Hopping Techniques
1 Improving Reader Performance of an UHF RFID System Using Frequency Hopping Techniques Ju-Yen Hung and Venkatesh Sarangan *, MSCS 219, Computer Science Department, Oklahoma State University, Stillwater,
More informationIEOR 130 Methods of Manufacturing Improvement Solutions to HW #5 Fall 2018, Prof. Leachman
IEOR 130 Methods of Manufacturing Improvement Solutions to HW #5 Fall 2018, Prof. Leachman 1. Data in a factory has been collected on the performance of five types of machines, as displayed in the following
More informationCOGNITIVE Radio (CR) [1] has been widely studied. Tradeoff between Spoofing and Jamming a Cognitive Radio
Tradeoff between Spoofing and Jamming a Cognitive Radio Qihang Peng, Pamela C. Cosman, and Laurence B. Milstein School of Comm. and Info. Engineering, University of Electronic Science and Technology of
More informationPseudorandom Time-Hopping Anti-Jamming Technique for Mobile Cognitive Users
Pseudorandom Time-Hopping Anti-Jamming Technique for Mobile Cognitive Users Nadia Adem, Bechir Hamdaoui, and Attila Yavuz School of Electrical Engineering and Computer Science Oregon State University,
More informationA Simulation Study on Improving Throughput in a Crankshaft Line Considering Limited Budget
KES Transactions on Sustainable Design and Manufacturing I Sustainable Design and Manufacturing 2014 : pp.268-277 : Paper sdm14-081 A Simulation Study on Improving Throughput in a Crankshaft Line Considering
More informationSequential Multi-Channel Access Game in Distributed Cognitive Radio Networks
Sequential Multi-Channel Access Game in Distributed Cognitive Radio Networks Chunxiao Jiang, Yan Chen, and K. J. Ray Liu Department of Electrical and Computer Engineering, University of Maryland, College
More informationOn Hierarchical Pipeline Paging in Multi-Tier Overlaid Hierarchical Cellular Networks
IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, VOL., NO. 9, SEPTEMBER 9 On Hierarchical Pipeline Paging in Multi-Tier Overlaid Hierarchical Cellular Networks Yang Xiao, Senior Member, IEEE, Hui Chen, Member,
More informationUniversal Control For Motorola Systems with Brake module
Universal Control For Motorola Systems with Brake module Technical Operating Manual The basis of this technical operations manual is the description of simple control operations which the device affords.
More informationDigital Photographic Imaging Using MOEMS
Digital Photographic Imaging Using MOEMS Vasileios T. Nasis a, R. Andrew Hicks b and Timothy P. Kurzweg a a Department of Electrical and Computer Engineering, Drexel University, Philadelphia, USA b Department
More informationAnalysis of cognitive radio networks with imperfect sensing
Analysis of cognitive radio networks with imperfect sensing Isameldin Suliman, Janne Lehtomäki and Timo Bräysy Centre for Wireless Communications CWC University of Oulu Oulu, Finland Kenta Umebayashi Tokyo
More informationAccessing the Hidden Available Spectrum in Cognitive Radio Networks under GSM-based Primary Networks
Accessing the Hidden Available Spectrum in Cognitive Radio Networks under GSM-based Primary Networks Antara Hom Chowdhury, Yi Song, and Chengzong Pang Department of Electrical Engineering and Computer
More informationAnalysis of Bottleneck Delay and Throughput in Wireless Mesh Networks
Analysis of Bottleneck Delay and Throughput in Wireless Mesh Networks Xiaobing Wu 1, Jiangchuan Liu 2, Guihai Chen 1 1 State Key Laboratory for Novel Software Technology, Nanjing University, China wuxb@dislab.nju.edu.cn,
More informationApplication of congestion control algorithms for the control of a large number of actuators with a matrix network drive system
Application of congestion control algorithms for the control of a large number of actuators with a matrix networ drive system Kyu-Jin Cho and Harry Asada d Arbeloff Laboratory for Information Systems and
More informationOpportunistic Communications under Energy & Delay Constraints
Opportunistic Communications under Energy & Delay Constraints Narayan Mandayam (joint work with Henry Wang) Opportunistic Communications Wireless Data on the Move Intermittent Connectivity Opportunities
More informationUtilization Based Duty Cycle Tuning MAC Protocol for Wireless Sensor Networks
Utilization Based Duty Cycle Tuning MAC Protocol for Wireless Sensor Networks Shih-Hsien Yang, Hung-Wei Tseng, Eric Hsiao-Kuang Wu, and Gen-Huey Chen Dept. of Computer Science and Information Engineering,
More informationDistributed Collaborative Path Planning in Sensor Networks with Multiple Mobile Sensor Nodes
7th Mediterranean Conference on Control & Automation Makedonia Palace, Thessaloniki, Greece June 4-6, 009 Distributed Collaborative Path Planning in Sensor Networks with Multiple Mobile Sensor Nodes Theofanis
More informationJoint Rate and Power Control Using Game Theory
This full text paper was peer reviewed at the direction of IEEE Communications Society subect matter experts for publication in the IEEE CCNC 2006 proceedings Joint Rate and Power Control Using Game Theory
More informationModelling and Simulation of High Step up Dc-Dc Converter for Micro Grid Application
Vol.3, Issue.1, Jan-Feb. 2013 pp-530-537 ISSN: 2249-6645 Modelling and Simulation of High Step up Dc-Dc Converter for Micro Grid Application B.D.S Prasad, 1 Dr. M Siva Kumar 2 1 EEE, Gudlavalleru Engineering
More information3644 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 57, NO. 6, JUNE 2011
3644 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 57, NO. 6, JUNE 2011 Asynchronous CSMA Policies in Multihop Wireless Networks With Primary Interference Constraints Peter Marbach, Member, IEEE, Atilla
More informationFree Cell Solver. Copyright 2001 Kevin Atkinson Shari Holstege December 11, 2001
Free Cell Solver Copyright 2001 Kevin Atkinson Shari Holstege December 11, 2001 Abstract We created an agent that plays the Free Cell version of Solitaire by searching through the space of possible sequences
More informationEnergy Efficient Scheduling Techniques For Real-Time Embedded Systems
Energy Efficient Scheduling Techniques For Real-Time Embedded Systems Rabi Mahapatra & Wei Zhao This work was done by Rajesh Prathipati as part of his MS Thesis here. The work has been update by Subrata
More informationMini Project 3: GT Evacuation Simulation
Vanarase & Tuchez 1 Shreyyas Vanarase Christian Tuchez CX 4230 Computer Simulation Prof. Vuduc Part A: Conceptual Model Introduction Mini Project 3: GT Evacuation Simulation Agent based models and queuing
More informationDOE Project: Resist Characterization
DOE Project: Resist Characterization GOAL To achieve high resolution and adequate throughput, a photoresist must possess relatively high contrast and sensitivity to exposing radiation. The objective of
More informationScheduling and sequencing in four machines robotic cell: Application of genetic algorithm and enumeration techniques
Ain Shams Engineering Journal (2013), 65 7 Ain Shams University Ain Shams Engineering Journal www.elsevier.com/locate/asej www.sciencedirect.com MECHANICAL ENGINEERING Scheduling and sequencing in four
More informationProcess Optimization
Process Optimization Process Flow for non-critical layer optimization START Find the swing curve for the desired resist thickness. Determine the resist thickness (spin speed) from the swing curve and find
More informationPERFORMANCE IMPROVEMENT OF A PARALLEL REDUNDANT SYSTEM WITH COVERAGE FACTOR
Journal of Engineering Science and Technology Vol. 8, No. 3 (2013) 344-350 School of Engineering, Taylor s University PERFORMANCE IMPROVEMENT OF A PARALLEL REDUNDANT SYSTEM WITH COVERAGE FACTOR MANGEY
More informationReducing Location Registration Cost in Mobile Cellular Networks
Reducing Location Registration Cost in Mobile Cellular Networks Ki Ho Seo and Jang Hyun Baek Mobility management is important in mobile cellular networks. In this study, we considered an enhanced location-based
More informationDreamCatcher Agile Studio: Product Brochure
DreamCatcher Agile Studio: Product Brochure Why build a requirements-centric Agile Suite? As we look at the value chain of the SDLC process, as shown in the figure below, the most value is created in the
More informationHow (Information Theoretically) Optimal Are Distributed Decisions?
How (Information Theoretically) Optimal Are Distributed Decisions? Vaneet Aggarwal Department of Electrical Engineering, Princeton University, Princeton, NJ 08544. vaggarwa@princeton.edu Salman Avestimehr
More informationComputing Call-Blocking Probabilities in LEO Satellite Networks: The Single-Orbit Case
332 IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, VOL. 51, NO. 2, MARCH 2002 Computing Call-Blocking Probabilities in LEO Satellite Networks: The Single-Orbit Case Abdul Halim Zaim, George N. Rouskas, Senior
More informationAN EDUCATIONAL GUIDE HOW RPMA WORKS A WHITE PAPER BY INGENU
AN EDUCATIONAL GUIDE HOW RPMA WORKS A WHITE PAPER BY INGENU HOW RPMA WORKS Designed from the ground up for machine communications, Random Phase Multiple Access (RPMA) technology offers many advantages
More informationImplementation of Polarization Diversity for MIMO Application
Implementation of Polarization Diversity for MIMO Application Khushdeep Kaur Chandigarh Engineering College, Landran Abstract: While using single frequency and polarization when a signal undergoes successive
More informationBroadband Temporal Coherence Results From the June 2003 Panama City Coherence Experiments
Broadband Temporal Coherence Results From the June 2003 Panama City Coherence Experiments H. Chandler*, E. Kennedy*, R. Meredith*, R. Goodman**, S. Stanic* *Code 7184, Naval Research Laboratory Stennis
More informationService Level Differentiation in Multi-robots Control
The 2010 IEEE/RSJ International Conference on Intelligent Robots and Systems October 18-22, 2010, Taipei, Taiwan Service Level Differentiation in Multi-robots Control Ying Xu, Tinglong Dai, Katia Sycara,
More informationFault Location Using Sparse Wide Area Measurements
319 Study Committee B5 Colloquium October 19-24, 2009 Jeju Island, Korea Fault Location Using Sparse Wide Area Measurements KEZUNOVIC, M., DUTTA, P. (Texas A & M University, USA) Summary Transmission line
More informationSENSOR PLACEMENT FOR MAXIMIZING LIFETIME PER UNIT COST IN WIRELESS SENSOR NETWORKS
SENSOR PACEMENT FOR MAXIMIZING IFETIME PER UNIT COST IN WIREESS SENSOR NETWORKS Yunxia Chen, Chen-Nee Chuah, and Qing Zhao Department of Electrical and Computer Engineering University of California, Davis,
More informationEvent-Driven Scheduling. (closely following Jane Liu s Book)
Event-Driven Scheduling (closely following Jane Liu s Book) Real-Time Systems, 2009 Event-Driven Systems, 1 Principles Admission: Assign priorities to Jobs At events, jobs are scheduled according to their
More informationSimple, Optimal, Fast, and Robust Wireless Random Medium Access Control
Simple, Optimal, Fast, and Robust Wireless Random Medium Access Control Jianwei Huang Department of Information Engineering The Chinese University of Hong Kong KAIST-CUHK Workshop July 2009 J. Huang (CUHK)
More informationInstructions [CT+PT Treatment]
Instructions [CT+PT Treatment] 1. Overview Welcome to this experiment in the economics of decision-making. Please read these instructions carefully as they explain how you earn money from the decisions
More informationExtending lifetime of sensor surveillance systems in data fusion model
IEEE WCNC 2011 - Network Exting lifetime of sensor surveillance systems in data fusion model Xiang Cao Xiaohua Jia Guihai Chen State Key Laboratory for Novel Software Technology, Nanjing University, Nanjing,
More informationUsing Channel Hopping to Increase Resilience to Jamming Attacks
Using Channel Hopping to Increase 82.11 Resilience to Jamming Attacks Vishnu Navda, Aniruddha Bohra, Samrat Ganguly NEC Laboratories America {vnavda,bohra,samrat}@nec-labs.com Dan Rubenstein Columbia University
More informationINTERNATIONAL CONFERENCE ON ENGINEERING DESIGN ICED 01 GLASGOW, AUGUST 21-23, 2001
INTERNATIONAL CONFERENCE ON ENGINEERING DESIGN ICED 01 GLASGOW, AUGUST 21-23, 2001 DESIGN OF PART FAMILIES FOR RECONFIGURABLE MACHINING SYSTEMS BASED ON MANUFACTURABILITY FEEDBACK Byungwoo Lee and Kazuhiro
More informationElectromagnetic Bandgap Design for Power Distribution Network Noise Isolation in the Glass Interposer
2016 IEEE 66th Electronic Components and Technology Conference Electromagnetic Bandgap Design for Power Distribution Network Noise Isolation in the Glass Interposer Youngwoo Kim, Jinwook Song, Subin Kim
More informationAttack-Proof Collaborative Spectrum Sensing in Cognitive Radio Networks
Attack-Proof Collaborative Spectrum Sensing in Cognitive Radio Networks Wenkai Wang, Husheng Li, Yan (Lindsay) Sun, and Zhu Han Department of Electrical, Computer and Biomedical Engineering University
More informationTHE WASATCH ADVANTAGE
THE WASATCH ADVANTAGE Increasing demand for lightweight, portable instruments, along with improvements in optical design and manufacturing technologies, is leading to the development of a new generation
More informationPolarization Optimized PMD Source Applications
PMD mitigation in 40Gb/s systems Polarization Optimized PMD Source Applications As the bit rate of fiber optic communication systems increases from 10 Gbps to 40Gbps, 100 Gbps, and beyond, polarization
More informationLean Smart Parking. How to Collect High-Quality Data Cost-Effectively
Lean Smart Parking How to Collect High-Quality Data Cost-Effectively Lean Smart Parking How to Collect High-Quality Data Cost-Effectively On-street sensors are now installed in cities from Los Angeles
More informationReal Time User-Centric Energy Efficient Scheduling In Embedded Systems
Real Time User-Centric Energy Efficient Scheduling In Embedded Systems N.SREEVALLI, PG Student in Embedded System, ECE Under the Guidance of Mr.D.SRIHARI NAIDU, SIDDARTHA EDUCATIONAL ACADEMY GROUP OF INSTITUTIONS,
More informationModeling Connectivity of Inter-Vehicle Communication Systems with Road-Side Stations
Modeling Connectivity of Inter-Vehicle Communication Systems with Road-Side Stations Wen-Long Jin* and Hong-Jun Wang Department of Automation, University of Science and Technology of China, P.R. China
More informationFrequency Hopping Pattern Recognition Algorithms for Wireless Sensor Networks
Frequency Hopping Pattern Recognition Algorithms for Wireless Sensor Networks Min Song, Trent Allison Department of Electrical and Computer Engineering Old Dominion University Norfolk, VA 23529, USA Abstract
More informationTrade-offs Between Mobility and Density for Coverage in Wireless Sensor Networks. Wei Wang, Vikram Srinivasan, Kee-Chaing Chua
Trade-offs Between Mobility and Density for Coverage in Wireless Sensor Networks Wei Wang, Vikram Srinivasan, Kee-Chaing Chua Coverage in sensor networks Sensors are often randomly scattered in the field
More informationPartial Discharge Patterns in High Voltage Insulation
22 IEEE International Conference on Power and Energy (PECon), 2-5 December 22, Kota Kinabalu Sabah, Malaysia Partial Discharge Patterns in High Voltage Insulation Hazlee Illias, Teo Soon Yuan, Ab Halim
More informationCalculation on Coverage & connectivity of random deployed wireless sensor network factors using heterogeneous node
Calculation on Coverage & connectivity of random deployed wireless sensor network factors using heterogeneous node Shikha Nema*, Branch CTA Ganga Ganga College of Technology, Jabalpur (M.P) ABSTRACT A
More informationMedium Access Control via Nearest-Neighbor Interactions for Regular Wireless Networks
Medium Access Control via Nearest-Neighbor Interactions for Regular Wireless Networks Ka Hung Hui, Dongning Guo and Randall A. Berry Department of Electrical Engineering and Computer Science Northwestern
More informationA SIGNAL DRIVEN LARGE MOS-CAPACITOR CIRCUIT SIMULATOR
A SIGNAL DRIVEN LARGE MOS-CAPACITOR CIRCUIT SIMULATOR Janusz A. Starzyk and Ying-Wei Jan Electrical Engineering and Computer Science, Ohio University, Athens Ohio, 45701 A designated contact person Prof.
More informationHow user throughput depends on the traffic demand in large cellular networks
How user throughput depends on the traffic demand in large cellular networks B. Błaszczyszyn Inria/ENS based on a joint work with M. Jovanovic and M. K. Karray (Orange Labs, Paris) 1st Symposium on Spatial
More informationLTE in Unlicensed Spectrum
LTE in Unlicensed Spectrum Prof. Geoffrey Ye Li School of ECE, Georgia Tech. Email: liye@ece.gatech.edu Website: http://users.ece.gatech.edu/liye/ Contributors: Q.-M. Chen, G.-D. Yu, and A. Maaref Outline
More informationMulti-Radio Channel Detecting Jamming Attack Against Enhanced Jump-Stay Based Rendezvous in Cognitive Radio Networks
Multi-Radio Channel Detecting Jamming Attack Against Enhanced Jump-Stay Based Rendezvous in Cognitive Radio Networks Yang Gao 1, Zhaoquan Gu 1, Qiang-Sheng Hua 2, Hai Jin 2 1 Institute for Interdisciplinary
More informationScheduling. Radek Mařík. April 28, 2015 FEE CTU, K Radek Mařík Scheduling April 28, / 48
Scheduling Radek Mařík FEE CTU, K13132 April 28, 2015 Radek Mařík (marikr@fel.cvut.cz) Scheduling April 28, 2015 1 / 48 Outline 1 Introduction to Scheduling Methodology Overview 2 Classification of Scheduling
More informationA Comparative Study of Quality of Service Routing Schemes That Tolerate Imprecise State Information
A Comparative Study of Quality of Service Routing Schemes That Tolerate Imprecise State Information Xin Yuan Wei Zheng Department of Computer Science, Florida State University, Tallahassee, FL 330 {xyuan,zheng}@cs.fsu.edu
More informationSpectrum Occupancy Measurement: An Autocorrelation based Scanning Technique using USRP
Spectrum Occupancy Measurement: An Autocorrelation based Scanning Technique using USRP Sriram Subramaniam, Hector Reyes and Naima Kaabouch Electrical Engineering, University of North Dakota Grand Forks,
More informationPerformance of ALOHA and CSMA in Spatially Distributed Wireless Networks
Performance of ALOHA and CSMA in Spatially Distributed Wireless Networks Mariam Kaynia and Nihar Jindal Dept. of Electrical and Computer Engineering, University of Minnesota Dept. of Electronics and Telecommunications,
More informationProceedings of the 2016 Winter Simulation Conference T. M. K. Roeder, P. I. Frazier, R. Szechtman, E. Zhou, T. Huschka, and S. E. Chick, eds.
Proceedings of the 2016 Winter Simulation Conference T. M. K. Roeder, P. I. Frazier, R. Szechtman, E. Zhou, T. Huschka, and S. E. Chick, eds. DEDICATION LOAD BASED DISPATCHING RULE FOR PHOTOLITHOGRAPHY
More informationRolling Partial Rescheduling with Dual Objectives for Single Machine Subject to Disruptions 1)
Vol.32, No.5 ACTA AUTOMATICA SINICA September, 2006 Rolling Partial Rescheduling with Dual Objectives for Single Machine Subject to Disruptions 1) WANG Bing 1,2 XI Yu-Geng 2 1 (School of Information Engineering,
More informationFast Placement Optimization of Power Supply Pads
Fast Placement Optimization of Power Supply Pads Yu Zhong Martin D. F. Wong Dept. of Electrical and Computer Engineering Dept. of Electrical and Computer Engineering Univ. of Illinois at Urbana-Champaign
More informationABSTRACT. Keywords: Computer-aided alignment, Misalignments, Zernike polynomials, Sensitivity matrix 1. INTRODUCTION
Computer-Aided Alignment for High Precision Lens LI Lian, FU XinGuo, MA TianMeng, WANG Bin The institute of optical and electronics, the Chinese Academy of Science, Chengdu 6129, China ABSTRACT Computer-Aided
More informationUE Counting Mechanism for MBMS Considering PtM Macro Diversity Combining Support in UMTS Networks
IEEE Ninth International Symposium on Spread Spectrum Techniques and Applications UE Counting Mechanism for MBMS Considering PtM Macro Diversity Combining Support in UMTS Networks Armando Soares 1, Américo
More information