DATASHEET CD4047BMS. Features. Description. Monostable Multivibrator Features. Astable Multivibrator Features. Pinout.
|
|
- Roxanne Willis
- 5 years ago
- Views:
Transcription
1 CD7BMS CMOS Low-Power Moostable/Astable Multivibrator OBSOLETE PRODUCT NO RECOMMENDED REPLACEMENT cotact our Techical Suort Ceter at 1--INTERSIL or DATASHEET FN3313 Rev. Features High Voltage Tye (V Ratig) Low Power Cosumtio: Secial CMOS Oscillator Cofiguratio Moostable (Oe-Shot) or Astable (Free-Ruig) Oeratio True ad Comlemeted Buffered Oututs Oly Oe Exteral R ad C Required Buffered Iuts 1% Tested for uiescet Curret at V Stadardized, Symmetrical Outut Characteristics 5V, 1V ad 15V Parametric Ratigs Meets All Requiremets of JEDEC Tetative Stadard No. 13B, Stadard Secificatios for Descritio of B Series CMOS Devices Moostable Multivibrator Features Positive or Negative Edge Trigger Outut Pulse Width Ideedet of Trigger Pulse Duratio Retriggerable Otio for Pulse Width Exasio Iteral Power-O Reset Circuit Log Pulse Widths Possible Usig Small RC Comoets by Meas of Exteral Couter Provisio Fast Recovery Time Essetially Ideedet of Pulse Width Pulse-Width Accuracy Maitaied at Duty Cycles Aroachig 1% Astable Multivibrator Features Free-Ruig or Gatable Oeratig Modes 5% Duty Cycle Oscillator Outut Available Good Astable Frequecy Stability: Frequecy Deviatio: - = % +.3%/ o C at 1kHz - =.5% +.15%/ o C at 1kHz (Circuits Trimmed to Frequecy VDD = 1V 1% Alicatios Digital equimet where low ower dissiatio ad/or high oise immuity are rimary desig requiremets Eveloe Detectio Frequecy Discrimiators Frequecy Multilicatio Timig Circuits Frequecy Divisio Time Delay Alicatios Descritio CD7BMS cosists of a gatable astable multivibrator with logic techiques icororated to ermit ositive or egative edge triggered moostable multivibrator actio with retriggerig ad exteral coutig otios. Iuts iclude +TRIGGER, -TRIGGER, ASTABLE, ASTABLE, RETRIGGER, ad EXTERNAL RESET. Buffered oututs are,, ad OSCILLATOR. I all modes of oeratio, a exteral caacitor must be coected betwee C-Timig ad RC-Commo termials, ad a exteral resistor must be coected betwee the R-Timig ad RC- Commo termials. Astable oeratio is eabled by a high level o the ASTABLE iut or a low level o the ASTABLE iut, or both. The eriod of the square wave at the ad Oututs i this mode of oeratio is a fuctio of the exteral comoets emloyed. True iut ulses o the ASTABLE iut or Comlemet ulses o the ASTABLE iut allow the circuit to be used as a gatable multivibrator. The OSCILLATOR outut eriod will be half of the termial outut i the astable mode. However, a 5% duty cycle is ot guarateed at this outut. The CD7BMS triggers i the moostable mode whe a ositive goig edge occurs o the +TRIGGER iut while the -TRIGGER is held low. Iut ulses may be of ay duratio relative to the outut ulse. If retrigger caability is desired, the RETRIGGER iut is ulsed. The retriggerable mode of oeratio is limited to ositive goig edge. The CD7BMS will retrigger as log as the RETRIGGER iut is high, with or without trasitios (See Figure 31) A exteral coutdow otio ca be imlemeted by coulig to a exteral N couter ad resettig the couter with trigger ulse. The couter outut ulse is fed back to the ASTABLE iut ad has a duratio equal to N times the eriod of the multivibrator. A high level o the EXTERNAL RESET iut assures o outut ulse durig a ON ower coditio. This iut ca also be activated to termiate the outut ulse at ay time. For moostable oeratio, wheever VDD is alied, a iteral ower o reset circuit will clock the outut low withi oe outut eriod (tm). The CD7BMS is sulied i these 1-lead outlie ackages: Braze Seal DIP H Frit Seal DIP H1B Ceramic Flatack H3W Piout C 1 R R-C COMMON 3 ASTABLE ASTABLE 5 -TRIGGER CD7BMS TOP VIEW 1 VDD 13 OSC OUT 1 RETRIGGER EXT. RESET VSS 7 +TRIGGER FN3313 Rev. Page 1 of 15
2 CD7BMS Absolute Maximum Ratigs DC Suly Voltage Rage, (VDD) V to +V (Voltage Refereced to VSS Termials) Iut Voltage Rage, All Iuts V to VDD +.5V DC Iut Curret, Ay Oe Iut 1mA Oeratig Temerature Rage o C to +15 o C Package Tyes D, F, K, H Storage Temerature Rage (TSTG) o C to +15 o C Lead Temerature (Durig Solderig) o C At Distace 1/1 1/3 Ich (1.59mm.79mm) from case for 1s Maximum Reliability Iformatio Thermal Resistace ja jc Ceramic DIP ad FRIT Package..... o C/W o C/W Flatack Package o C/W o C/W Maximum Package Power Dissiatio (PD) at +15 o C For TA = -55 o C to +1 o C (Package Tye D, F, K) mW For TA = +1 o C to +15 o C (Package Tye D, F, K)..... Derate Liearity at 1mW/ o C to mw Device Dissiatio er Outut Trasistor mW For TA = Full Package Temerature Rage (All Package Tyes) Juctio Temerature o C TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS GROUP A LIMITS PARAMETER SYMBOL CONDITIONS (NOTE 1) SUBGROUPS TEMPERATURE MIN MAX UNITS Suly Curret IDD VDD = V, VIN = VDD or GND 1 +5 o C - A +15 o C - A VDD = 1V, VIN = VDD or GND 3-55 o C - A Iut Leakage Curret IIL VIN = VDD or GND VDD = 1 +5 o C -1 - A +15 o C -1 - A VDD = 1V 3-55 o C -1 - A Iut Leakage Curret IIH VIN = VDD or GND VDD = 1 +5 o C - 1 A +15 o C - 1 A VDD = 1V 3-55 o C - 1 A Iut Leakage Curet IIL VDD = V, VIN = 11V or GND 1 +5 o C -3 - A (Pi 3) +15 o C -1 - A Iut Leakage Curret IIH VDD = V, VIN = 13V or GND 1 +5 o C - 3 A (Pi 3) +15 o C - 1 A Outut Voltage VOL15 VDD = 15V, No Load 1,, 3 +5 o C, +15 o C, -55 o C - 5 mv Outut Voltage VOH15 VDD = 15V, No Load (Note 3) 1,, 3 +5 o C, +15 o C, -55 o C V Outut Curret (Sik),, OSC Out IOL5 VDD = 5V, VOUT =.V 1 +5 o C.53 - ma Outut Curret (Sik),, OSC Out Outut Curret (Sik),, OSC Out Outut Curret (Source),, OSC Out Outut Curret (Source),, OSC Out Outut Curret (Source),, OSC Out Outut Curret (Source),, OSC Out IOL1 VDD = 1V, VOUT =.5V 1 +5 o C 1. - ma IOL15 VDD = 15V, VOUT = 1.5V 1 +5 o C ma IOH5A VDD = 5V, VOUT =.V 1 +5 o C ma IOH5B VDD = 5V, VOUT =.5V 1 +5 o C ma IOH1 VDD = 1V, VOUT = 9.5V 1 +5 o C ma IOH15 VDD = 15V, VOUT = 13.5V 1 +5 o C ma Outut Curret (Sik) IOL5RC VDD = 5V, VOUT =.V 1 +5 o C.7 - ma Outut Curret (Sik) IOL1RC VDD = 1V, VOUT =.5V 1 +5 o C. - ma Outut Curret (Sik) IOL15RC VDD = 15V, VOUT = 1.5V 1 +5 o C 5. - ma Outut Curret (Source) IOH5RC VDD = 5V, VOUT =.V 1 +5 o C ma Outut Curret (Source) IOH1RC VDD = 1V, VOUT = 9.5V 1 +5 o C - ma Outut Curret (Source) IOH15RC VDD = 15V, VOUT = 13.5V 1 +5 o C ma FN3313 Rev. Page of 15
3 CD7BMS N Threshold Voltage VNTH VDD = 1V, ISS = -1 A 1 +5 o C. -.7 V P Threshold Voltage VPTH VSS = V, IDD = 1 A 1 +5 o C.7. V Fuctioal F VDD =.V, VIN = VDD or GND 7 +5 o C VOH > VOL < V VDD = V, VIN = VDD or GND 7 +5 o C VDD/ VDD/ VDD = 1V, VIN = VDD or GND A +15 o C VDD = 3V, VIN = VDD or GND B -55 o C Iut Voltage Low (Note ) VIL VDD = 5V, VOH >.5V, VOL <.5V 1,, 3 +5 o C, +15 o C, -55 o C V Iut Voltage High (Note ) Iut Voltage Low (Note ) Iut Voltage High (Note ) VIH VDD = 5V, VOH >.5V, VOL <.5V 1,, 3 +5 o C, +15 o C, -55 o C V VIL VIH VDD = 15V, VOH > 13.5V, VOL < 1.5V VDD = 15V, VOH > 13.5V, VOL < 1.5V NOTES: 1. All voltages refereced to device GND, 1% testig beig imlemeted. Go/No Go test with limits alied to iuts. 3. For accuracy, voltage is measured differetially to VDD. Limit is.5v max.. PARAMETER Astable, Astable to OSC Trigger to, (Note ) Astable or Astable to, (Note ) Retrigger to, (Note ) Reset to, Trasitio Time TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS (Cotiued) PARAMETER SYMBOL CONDITIONS (NOTE 1) SYMBOL TABLE. AC ELECTRICAL PERFORMANCE CHARACTERISTICS (NOTES 1, ) CONDITIONS 1,, 3 +5 o C, +15 o C, -55 o C - V 1,, 3 +5 o C, +15 o C, -55 o C 11 - V GROUP A SUBGROUPS TEMPERATURE MIN LIMITS TPLH1 VDD = 5V, VIN = VDD or GND 9 +5 o C - s 1, o C, -55 o C - 5 s TPHL3 TPLH3 TPLH TPLH TPHL TPLH TPLH5 TPLH5 GROUP A SUBGROUPS TEMPERATURE MAX UNITS VDD = 5V, VIN = VDD or GND 9 +5 o C - 1 s 1, o C, -55 o C s VDD = 5V, VIN = VDD or GND 9 +5 o C - 7 s 1, o C, -55 o C - 95 s VDD = 5V, VIN = VDD or GND 9 +5 o C - s 1, o C, -55 o C - 1 s VDD = 5V, VIN = VDD or GND 9 +5 o C - 5 s 1, o C, -55 o C - 75 s TTHL VDD = 5V, VIN = VDD or GND 9 +5 o C - s TTLH 1, o C, -55 o C - 7 s NOTES: 1. VDD = 5V, = 5F, RL = K; iut TR, TF < s o C ad +15 o C limits guarateed, 1% testig beig imlemeted. MIN LIMITS MAX UNITS FN3313 Rev. Page 3 of 15
4 CD7BMS TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS LIMITS PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE MIN MAX UNITS Suly Curret IDD VDD = 5V, VIN = VDD or GND 1, -55 o C, +5 o C - 1 A +15 o C - 3 A VDD = 1V, VIN = VDD or GND 1, -55 o C, +5 o C - A +15 o C - A VDD = 15V, VIN = VDD or GND 1, -55 o C, +5 o C - A +15 o C - 1 A Outut Voltage VOL VDD = 5V, No Load 1, +5 o C, +15 o C, mv 55 o C Outut Voltage VOL VDD = 1V, No Load 1, +5 o C, +15 o C, - 55 o C Outut Voltage VOH VDD = 5V, No Load 1, +5 o C, +15 o C, - 55 o C Outut Voltage VOH VDD = 1V, No Load 1, +5 o C, +15 o C, - 55 o C - 5 mv.95 - V V Outut Curret (Sik) IOL5 VDD = 5V, VOUT =.V 1, +15 o C.3 - ma -55 o C. - ma Outut Curret (Sik) IOL1 VDD = 1V, VOUT =.5V 1, +15 o C.9 - ma -55 o C 1. - ma Outut Curret (Sik) IOL15 VDD = 15V, VOUT = 1.5V 1, +15 o C. - ma -55 o C. - ma Outut Curret (Source) IOH5A VDD = 5V, VOUT =.V 1, +15 o C ma -55 o C - -. ma Outut Curret (Source) IOH5B VDD = 5V, VOUT =.5V 1, +15 o C ma -55 o C -. ma Outut Curret (Source) IOH1 VDD = 1V, VOUT = 9.5V 1, +15 o C ma -55 o C ma Outut Curret (Source) IOH15 VDD =15V, VOUT = 13.5V 1, +15 o C -. ma -55 o C - -. ma Iut Voltage Low VIL VDD = 1V, VOH > 9V, VOL < 1V 1, +5 o C, +15 o C, - 55 o C - 3 V Iut Voltage High VIH VDD = 1V, VOH > 9V, VOL < 1V 1, +5 o C, +15 o C, - 55 o C Astable, Astable to OSC Astable or Astable to, Trigger to, Retrigger to, Reset to, Trasitio Time +7 - V TPLH1 VDD = 1V 1,, 3 +5 o C - s VDD = 15V 1,, 3 +5 o C - 1 s TPLH TPHL TPHL3 TPLH3 TPHL TPLH TPLH5 TPLH5 TTHL TTLH VDD = 1V 1,, 3 +5 o C - 35 s VDD = 15V 1,, 3 +5 o C - 5 s VDD = 1V 1,, 3 +5 o C - 5 s VDD = 15V 1,, 3 +5 o C - 3 s VDD = 1V 1,, 3 +5 o C - 3 s VDD = 15V 1,, 3 +5 o C - s VDD = 1V 1,, 3 +5 o C - s VDD = 15V 1,, 3 +5 o C - 1 s VDD = 1V 1,, 3 +5 o C - 1 s VDD = 15V 1,, 3 +5 o C - s FN3313 Rev. Page of 15
5 CD7BMS or Deviatio from 5% Duty Factor Miimum Pulse Width + Trigger - Trigger Miimum Pulse Width Reset TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS (Cotiued) PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE D VDD = 5V 1,, 3 +5 o C - 1 % VDD = 1V 1,, 3 +5 o C - 1 % VDD = 15V 1,, 3 +5 o C -.5 % TW VDD = 5V 1,, 3 +5 o C - s VDD = 1V 1,, 3 +5 o C - 1 s VDD = 15V 1,, 3 +5 o C - 1 s TW VDD = 5V 1,, 3 +5 o C - s VDD = 1V 1,, 3 +5 o C - 1 s VDD = 15V 1,, 3 +5 o C - s Miimum Retrigger Pulse TW VDD = 5V 1,, 3 +5 o C - s Width VDD = 1V 1,, 3 +5 o C - 3 s VDD = 15V 1,, 3 +5 o C - 15 s Iut Caacitace CIN Ay Iut 1, +5 o C F NOTES: 1. All voltages refereced to device GND.. The arameters listed o Table 3 are cotrolled via desig or rocess ad are ot directly tested. These arameters are characterized o iitial desig release ad uo desig chages which would affect these characteristics. 3. = 5F, RL = K, Iut TR, TF < s. MIN LIMITS MAX UNITS TABLE. POST IRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS LIMITS PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE MIN MAX UNITS Suly Curret IDD VDD = V, VIN = VDD or GND 1, +5 o C A N Threshold Voltage VNTH VDD = 1V, ISS = -1 A 1, +5 o C. -. V N Threshold Voltage VTN VDD = 1V, ISS = -1 A 1, +5 o C - 1 V Delta P Threshold Voltage VTP VSS = V, IDD = 1 A 1, +5 o C.. V P Threshold Voltage VTP VSS = V, IDD = 1 A 1, +5 o C - 1 V Delta Fuctioal F VDD = 1V, VIN = VDD or GND VDD = 3V, VIN = VDD or GND 1 +5 o C VOH > VDD/ Time TPHL TPLH NOTES: 1. All voltages refereced to device GND.. = 5F, RL = K, Iut TR, TF < s. VOL < VDD/ VDD = 5V 1,, 3, +5 o C x +5 o C Limit 3. See Table for +5 o C limit.. Read ad Record V s TABLE 5. BURN-IN AND LIFE TEST DELTA PARAMETERS +5 O C PARAMETER SYMBOL DELTA LIMIT Suly Curret - MSI-1 IDD. A Outut Curret (Sik) IOL5 % x Pre-Test Readig Outut Curret (Source) IOH5A % x Pre-Test Readig FN3313 Rev. Page 5 of 15
6 CD7BMS TABLE. APPLICABLE SUBGROUPS CONFORMANCE GROUP MIL-STD-3 METHOD GROUP A SUBGROUPS READ AND RECORD Iitial Test (Pre Bur-I) 1% 5 1, 7, 9 IDD, IOL5, IOH5A Iterim Test 1 (Post Bur-I) 1% 5 1, 7, 9 IDD, IOL5, IOH5A Iterim Test (Post Bur-I) 1% 5 1, 7, 9 IDD, IOL5, IOH5A PDA (Note 1) 1% 5 1, 7, 9, Deltas Iterim Test 3 (Post Bur-I) 1% 5 1, 7, 9 IDD, IOL5, IOH5A PDA (Note 1) 1% 5 1, 7, 9, Deltas Fial Test 1% 5, 3, A, B, 1, 11 Grou A Samle 55 1,, 3, 7, A, B, 9, 1, 11 Grou B Subgrou B-5 Samle 55 1,, 3, 7, A, B, 9, 1, 11, Deltas Subgrous 1,, 3, 9, 1, 11 Subgrou B- Samle 55 1, 7, 9 Grou D Samle 55 1,, 3, A, B, 9 Subgrous 1, 3 NOTE: 1. 5% Parameteric, 3% Fuctioal; Cumulative for Static 1 ad. TABLE 7. TOTAL DOSE IRRADIATION CONFORMANCE GROUPS MIL-STD-3 METHOD TEST READ AND RECORD PRE-IRRAD POST-IRRAD PRE-IRRAD POST-IRRAD Grou E Subgrou 55 1, 7, 9 Table 1, 9 Table TABLE. BURN-IN AND IRRADIATION TEST CONNECTIONS OSCILLATOR FUNCTION OPEN GROUND VDD 9V -.5V 5kHz 5kHz Static Bur-I 1 1,, 1, 11, , 1 1 Note 1 Static Bur-I 1,, 1, 11, ,, 9, 1, 1 Note 1 Dyamic Bur- - 7, 9, 1, 5, 1 1,, 1, 11, 13, 3 I Note 1 Irradiatio 1,, 1, 11, ,, 9, 1, 1 Note NOTE: 1. Each i excet VDD ad GND will have a series resistor of 1K 5%, VDD = 1V.5V. Each i excet VDD ad GND will have a series resistor of 7K 5%; Grou E, Subgrou, samle size is dice/wafer, failures, VDD = 1V.5V FN3313 Rev. Page of 15
7 CD7BMS TABLE 9. FUNCTIONAL TERMINAL CONNECTIONS I all cases Exteral resistor betwee termials ad 3 (Note 1) Exteral caacitor betwee termials 1 ad 3 (Note 1) TERMINAL CONNECTIONS OUTPUT PULSE OUTPUT PERIOD OR PULSE FUNCTION TO VDD TO VSS INPUT TO FROM WIDTH ASTABLE MULTIVIBRATOR Free Ruig, 5,, 1 7,, 9, 1-1, 11, 13 T A (1, 11) =. RC True Gatig,, 1 7,, 9, 1 5 1, 11, 13 T A (13) =. RC (Note ) Comlemet Gatig, 1 5, 7,, 9, 1 1, 11, 13 MONOSTABLE MULTIVIBRATOR Positive Edge Trigger, 1 5,, 7, 9, 1 1, 11 tm (1, 11) =. RC Negative Edge Trigger,, 1 5, 7, 9, 1 1, 11 Retriggerable, 1 5,, 7, 9, 1 1, 11 Exteral Coutdow (Note 3) 1 5,, 7,, 9, 1-1, 11 NOTES: 1. See text.. First ositive 1 / cycle ulse width =. RC. See ote follow Moostable Mode Desig Iformatio. 3. Iut Pulse to Reset of Exteral Coutig Chi Exteral Coutig Chi Outut to Termial. Logic Diagrams C-TIMING C R 3 1 R-TIMING 5 ASTABLE ASTABLE RC COMMON ASTABLE GATE CONTROL LOW POWER ASTABLE MULTIVIBRATOR OSCILLATOR OUT FREUENCY DIVIDER ( ) TRIGGER +TRIGGER MONOSTABLE CONTROL 1 9 RETRIGGER EXTERNAL RESET RETRIGGER CONTROL FIGURE 1. CD7BMS LOGIC BLOCK DIAGRAM FN3313 Rev. Page 7 of 15
8 CD7BMS Logic Diagrams (Cotiued) ASTABLE ASTABLE * 5 * RETRIGGER * 1 VDD ** 3 RC COMMON CTC 1 RTC +TRIGGER -TRIGGER * * VDD FF1 D R1 R OSC OUT 13 VDD VSS 1 7 VSS S D FF R D FF3 R1 R S D FF R 1 11 EXTERNAL RESET * 9 VDD * INPUTS PROTECTED BY CMOS PROTECTION NETWORK VDD CAUTION: Termial 3 is more sesitive to static electrical discharge. Extra hadlig recautios are recommeded. ** SPECIAL RC COMMON PROTECTION NETWORK VSS VSS FIGURE. CD7BMS LOGIC DIAGRAM R R1 D R1 R FF1, FF3 D R1 R (a) S D D S S R FF, FF R R (b) FIGURE 3. DETAIL LOGIC DIAGRAM FOR FLIP-FLOPS FF1 AND FF3 (a) AND FOR FLIP-FLOPS FF AND FF (b) FN3313 Rev. Page of 15
9 CD7BMS Tyical Performace Characteristics OUTPUT LOW (SINK) CURRENT (IOL) (ma) AMBIENT TEMPERATURE (T A ) = +5 o C GATE-TO-SOURCE VOLTAGE (VGS) = 15V 1V 5V OUTPUT LOW (SINK) CURRENT (IOL) (ma) AMBIENT TEMPERATURE (T A ) = +5 o C GATE-TO-SOURCE VOLTAGE (VGS) = 15V 1V 5V DRAIN-TO-SOURCE VOLTAGE (VDS) (V) FIGURE. TYPICAL OUTPUT LOW (SINK) CURRENT CHARACTERISTICS DRAIN-TO-SOURCE VOLTAGE (VDS) (V) FIGURE 5. MINIMUM OUTPUT LOW (SINK) CURRENT CHARACTERISTICS DRAIN-TO-SOURCE VOLTAGE (VDS) (V) AMBIENT TEMPERATURE (T A ) = +5 o C GATE-TO-SOURCE VOLTAGE (VGS) = -5V -1V -15V OUTPUT HIGH (SOURCE) CURRENT (IOH) (ma) DRAIN-TO-SOURCE VOLTAGE (VDS) (V) AMBIENT TEMPERATURE (T A ) = +5 o C GATE-TO-SOURCE VOLTAGE (VGS) = -5V -1V -15V OUTPUT HIGH (SOURCE) CURRENT (IOH) (ma) FIGURE. TYP. OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS PROPAGATION DELAY TIME (t PHL, t PLH ) (s) 3 1 1V 15V AMBIENT TEMPERATURE (T A ) = +5 o C 1 LOAD CAPACITANCE () (F) FIGURE. TYP. PROPAGATION DELAY TIME AS A FUNCTION OF LOAD CAPACITANCE (ASTABLE, ASTABLE TO, ) FIGURE 7. MINIMUM OUTPUT HIGH (SOURCE) CURRENT CHAR- ACTERISTICS PROPAGATION DELAY TIME (t PHL, t PLH ) (s) AMBIENT TEMPERATURE (T A ) = +5 o C 1 LOAD CAPACITANCE () (F) FIGURE 9. TYP. PROPAGATION DELAY TIME AS A FUNCTION OF LOAD CAPACITANCE (+ OR - TRIGGER TO, ) 1V 15V FN3313 Rev. Page 9 of 15
10 CD7BMS Tyical Performace Characteristics (Cotiued) TRANSITION TIME (fthl, ftlh) (s) AMBIENT TEMPERATURE (T A ) = +5 o C 1V 15V AMBIENT TEMPERATURE (T A ) = +5 o C CX = 1 F 1M RX = 1M AND 1k 1M AND 1k 1k 1M 1 LOAD CAPACITANCE () (F) FIGURE 1. TYP. TRANSITION TIME AS A FUNCTION OF LOAD CAPACITANCE AMBIENT TEMPERATURE (T A ) = +5 o C CX =.1 F 1k RX = 1M 1M 1k 1M 1k 1M 1k SUPPLY VOLTAGE (VDD) (V) FIGURE 1. TYP. ASTABLE OSCILLATOR OR, PERIOD ACCURACY vs SUPPLY VOLTAGE 1 CX = 1 F RX = 1M 1V, 15V 5V -1 1V, 15V 1k SUPPLY VOLTAGE (VDD) (V) FIGURE 11. TYP. ASTABLE OSCILLATOR OR, PERIOD ACCURACY vs SUPPLY VOLTAGE AMBIENT TEMPERATURE (T A ) = +5 o C CX = 1F RX = 1M AND 1k 1k 1k 1M AND 1k 1M -3 1k SUPPLY VOLTAGE (VDD) (V) FIGURE 13. TYP. ASTABLE OSCILLATOR OR, PERIOD ACCURACY vs SUPPLY VOLTAGE 1-1 CX =.1 F RX = 1M 5V 15V 15V 1V V FIGURE 1. TYP. ASTABLE OSCILLATOR OR, PERIOD ACCURACY vs AMBIENT TEMPERATURE (ULTRA LOW FRE.) FIGURE 15. TYP. ASTABLE OSCILLATOR OR, PERIOD ACCURACY vs AMBIENT TEMPERATURE (LOW FRE.) FN3313 Rev. Page 1 of 15
11 CD7BMS Tyical Performace Characteristics (Cotiued) CX =.1 F RX = 1k, 1V 1 1 CX = 1F RX = 1k 1-1 5V AND 1V 15V 15V 1V AND 15V 1V, 15V 5V FIGURE 1. TYP. ASTABLE OSCILLATOR OR, PERIOD ACCURACY vs AMBIENT TEMPERATURE (MEDIUM FRE.) FIGURE 17. TYP. ASTABLE OSCILLATOR OR, PERIOD ACCURACY vs AMBIENT TEMPERATURE (HIGH FRE.) 1 RX = 1k.1 F,.1 F, 1 F.1 F 1F.1 F.1 F,.1 F, 1 F -1 CX = 1F FIGURE 1. TYPICAL ASTABLE OSCILLATOR OR, PERIOD ACCURACY vs AMBIENT TEMPERATURE OUTPUT PULSE-WIDTH VARIATION (%) AMBIENT TEMPERATURE (T A ) = +5 o C CX = 1 F 1k 1k RX = 1k, 1M, 1M 1k 1k, 1M AND 1M 1k SUPPLY VOLTAGE (VDD) (V) FIGURE 19. TYPICAL OUTPUT PULSE WIDTH VARIATIONS vs SUPPLY VOLTAGE OUTPUT PULSE-WIDTH VARIATION (%) - - AMBIENT TEMPERATURE (T A ) = +5 o C CX =.1 F 1M RX = 1k, 1k, 1M 1k, 1k, 1M AND 1M OUTPUT PULSE-WIDTH VARIATION (%) - - AMBIENT TEMPERATURE (T A ) = +5 o C CX = 1F RX = 1M AND 1 1k 1k SUPPLY VOLTAGE (VDD) (V) FIGURE. TYPICAL OUTPUT PULSE WIDTH VARIATIONS vs SUPPLY VOLTAGE SUPPLY VOLTAGE (VDD) (V) FIGURE 1. TYPICAL OUTPUT PULSE WIDTH VARIATIONS vs SUPPLY VOLTAGE FN3313 Rev. Page 11 of 15
12 CD7BMS Tyical Performace Characteristics (Cotiued) OUTPUT PULSE-WIDTH VARIATION (%) - - RX = 1k.1 F.1 F.1 F.1 F.1 F.1 F OUTPUT PULSE-WIDTH VARIATION (%) 1 RX = 1k SUPPLY VOLTAGE (VDD) = 1V OR 15V CX = 1F.1 F.1 F,.1 F F AND.1 F.1 F F FIGURE. TYPICAL OUTPUT PULSE WIDTH VARIATIONS vs AM- BIENT TEMPERATURE FIGURE 3. TYPICAL OUTPUT PULSE WIDTH VARIATIONS vs AM- BIENT TEMPERATURE OUTPUT PULSE-WIDTH VARIATION (%) k 1k 1M RX = 1M CX = 1F OR 1V 1M 1k 1k 1M OUTPUT PULSE-WIDTH VARIATION (%) M RX = 1M 1k CX = 1F SUPPLY VOLTAGE (VDD) = 15V 1k 1M 1k 1k 1M FIGURE. TYPICAL OUTPUT PULSE WIDTH VARIATIONS vs AM- BIENT TEMPERATURE POWER DISSIPATION (PD) ( W) ASTABLE MODE C =.1 F C =.1 F C =1F C =1F C =1F FIGURE 5. TYPICAL OUTPUT PULSE WIDTH VARIATIONS vs AM- BIENT TEMPERATURE POWER DISSIPATION (PD) ( W) ASTABLE MODE SUPPLY VOLTAGE (VDD) = 1V C =.1 F C =.1 F C =1F C =1F C =1F OR FREUENCY (F) (Hz) FIGURE. TYPICAL POWER DISSIPATION vs OUTPUT FREUENCY (VDD = 5V) OR FREUENCY (F) (Hz) FIGURE 7. TYPICAL POWER DISSIPATION vs OUTPUT FREUENCY (VDD = 1V) FN3313 Rev. Page 1 of 15
13 CD7BMS Tyical Performace Characteristics (Cotiued) POWER DISSIPATION (PD) ( W) ASTABLE MODE SUPPLY VOLTAGE (VDD) = 15V C =.1 F C =.1 F C =1F C =1F C =1F OR FREUENCY (F) (Hz) FIGURE. TYPICAL POWER DISSIPATION vs OUTPUT FREUENCY (VDD = 15V) Astable Mode Desig Iformatio Uit-to-Uit Trasfer Voltage Variatios The followig aalysis resets variatios from uit to uit as a fuctio of trasfer voltage (VTR) shift (33%-7% VDD) for free ruig (astable) oeratio. TERMINAL 13 TERMINAL 1 t1 t t1 t t A / t A / FIGURE 9. ASTABLE MODE WAVEFORMS t A Moostable Mode Desig Iformatio The followig aalysis resets variatios from uit to uit as a fuctio of trasfer voltage (VTR) shift (33% - 7% VDD) for oe shot (moostable) oeratio. TERMINAL TERMINAL 13 TERMINAL 1 t1 t t1 t tm tm FIGURE 3. MONOSTABLE WAVEFORMS t1 = -RC I VTR ; VDD + VTR tyically, t1 = 1.1RC t1 = -RC I VTR ; VDD tyically, t1 = 1.3RC t = -RC I VDD - VTR ; VDD - VTR tyically, t = 1.1RC t A = (t1 + t) (VTR)(VDD - VTR) =RC I (VDD + VTR)(VDD - VTR) Ty: Mi: Max: VTR =.5VDD VTR =.33VDD VTR =.7VDD t A =.RC t A =.RC t A =.RC thus if t A =.RC is used, the variatio will be +5%, -% due to variatios i trasfer voltage. Variatios Due to VDD ad Temerature Chages I additio to variatios from uit to uit, the astable eriod varies with VDD ad temerature, Tyical variatios are reseted i grahical form i Figures 11 to 1 with 1V as referece for voltage variatios curves ad +5 o C as referece for temerature variatios curves. tm = (t1 + t) (VTR)(VDD - VTR) tm = -RC I (VDD - VTR)(VDD) where tm = Moostable mode ulse width. Values for tm are as follows: Ty: Mi: Max: VTR =.5VDD VTR =.33VDD VTR =.7VDD tm =.RC tm =.71RC tm =.RC thus if tm =.RC is used, the variatio will be +9.3%, -% due to variatios i trasfer voltage. NOTES: 1. I the astable mode, the first ositive half cycle has a duratio of tm; succeedig duratios are t A /s.. I additio to variatios from uit to uit, the moostable ulse width varies with VDD ad temerature. These variatios are reseted i grahical form i Figures 19 to with 1V as referece for voltage variatio curves ad +5 o C as referece for temerature variatio curves. FN3313 Rev. Page 13 of 15
14 CD7BMS Retrigger Mode Oeratio The CD7BMS ca be used i the retrigger mode to exted the outut ulse duratio, or to comare the frequecy of a iut sigal with that of the iteral oscillator. I the retrigger mode the iut ulse is alied to termial 1, ad the outut is take from termial 1 or 11. As show i Figure 31 ormal moostable actio is obtaied whe oe retrigger ulse is alied. Exteded ulse duratio is obtaied whe more tha oe ulse is alied. For two iut ulses, tre = t1 + t1 + t. For more tha two ulses, the outut ulse width is a itegral umber of time eriods, with the first time eriod beig t1 + t, tyically,.rc, ad all subsequet time eriods beig t1 + t, tyically,.rc. Exteral Couter Otio Time tm ca be exteded by ay amout with the use of exteral coutig circuitry. Advatages iclude digitally cotrolled ulse duratio, small timig caacitors for log time eriods, ad extremely fast recovery time. A tyical imlemetatio is show i Figure 3. The ulse duratio at the outut is text = (N - 1) (t A ) + (tm + t A /) where text = ulse duratio of the circuitry, ad N is the umber of couts used. AST CD7BMS INPUT PULSE CD17BMS R 11 FIGURE 3. IMPLEMENTATION OF EXTERNAL COUNTER OPTION Timig Comoet Limitatios The caacitor used i the circuit should be o olarized ad have low leakage (i.e. the arallel resistace of the caacitor should be at least a order of magitude greater tha the exteral resistor used). There is o uer or lower limit for either R or C value to maitai oscillatio. 1 OPTIONAL BUFFER TEXT OUT However, i cosideratio of accuracy, C must be much larger tha the iheret stray caacitace i the system (uless this caacitace ca be measured ad take ito accout). R must be much larger tha the CMOS ON resistace i series with it, which tyically is hudreds of. I additio, with very large values of R, some short term istability with resect to time may be oted. The recommeded values for these comoets to maitai agreemet with reviously calculated formulas without trimmig should be: C 1F, u to ay ractical value, for astable modes; C 1F, u to ay ractical value for moostable modes. 1k R 1M Power Cosumtio I the stadby mode (Moostable or Astable), ower dissiatio will be a fuctio of leakage curret i the circuit, as show i the static electrical characteristics. For dyamic oeratio, the ower eeded to charge the exteral timig caacitor C is give by the followig formula: Astable Mode: Moostable Mode: P = CV f. (Outut at termial No. 13) P = CV f. (Outut at termial Nos. 1 ad 11) P = (Outut at termial Nos. 1 to 11) (.9CV ) (Duty Cycle) T The circuit is desiged so that most of the total ower is cosumed i the exteral comoets. I ractice, the lower the values of frequecy ad voltage used, the closer the actual ower dissiatio will be to the calculated value. Because the ower dissiatio does ot deed o R, a desig for miimum ower dissiatio would be a small value of C. The value of R would deed o the desired eriod (withi the limitatios discussed above). See Figures, 7, ad for tyical ower cosumtio i astable mode. +TRIGGER & RETRIGGER TERMINALS & 1 OSC OUTPUT TERMINAL 13 t1 t t1 t t1 t t1 t t1 t t1 t t1 t t1 t t1 t t1 t OUTPUT TERMINAL 1 tre tre tre tre FIGURE 31. RETRIGGER MODE WAVEFORMS FN3313 Rev. Page 1 of 15
15 CD7BMS Chi Dimesios ad Pad Layout Dimesios i arethesis are i millimeters ad are derived from the basic ich dimesios as idicated. Grid graduatios are i mils (1-3 ich). METALLIZATION: Thickess: 11kÅ 1kÅ, AL. PASSIVATION: 1.kÅ - 15.kÅ, Silae BOND PADS:. iches X. iches MIN DIE THICKNESS:.19 iches -.1 iches Coyright Itersil Americas LLC All Rights Reserved. All trademarks ad registered trademarks are the roerty of their resective owers. For additioal roducts, see Itersil roducts are maufactured, assembled ad tested utilizig ISO91 quality systems as oted i the quality certificatios foud at Itersil roducts are sold by descritio oly. Itersil may modify the circuit desig ad/or secificatios of roducts at ay time without otice, rovided that such modificatio does ot, i Itersil's sole judgmet, affect the form, fit or fuctio of the roduct. Accordigly, the reader is cautioed to verify that datasheets are curret before lacig orders. Iformatio furished by Itersil is believed to be accurate ad reliable. However, o resosibility is assumed by Itersil or its subsidiaries for its use; or for ay ifrigemets of atets or other rights of third arties which may result from its use. No licese is grated by imlicatio or otherwise uder ay atet or atet rights of Itersil or its subsidiaries. For iformatio regardig Itersil Cororatio ad its roducts, see FN3313 Rev. Page 15 of 15
DATASHEET CD4060BMS. Pinout. Features. Functional Diagram. Oscillator Features. Applications. Description
DATASHEET CDBMS CMOS 1 Stage Ripple-Carry Binary Counter/Divider and Oscillator FN3317 Rev. Features Pinout High Voltage Type (V Rating) Common Reset 1MHz Clock Rate at 15V Fully Static Operation Q1 Q13
More informationDATASHEET CD4013BMS. Pinout. Features. Functional Diagram. Applications. Description. CMOS Dual D -Type Flip-Flop. FN3080 Rev 0.
DATASHEET CD013BMS CMOS Dual D -Type Flip-Flop FN300 Rev 0.00 Features High-Voltage Type (0V Rating) Set-Reset Capability Static Flip-Flop Operation - Retains State Indefinitely With Clock Level Either
More informationDATASHEET CD4098BMS. Description. Features. Applications. Pinout. CMOS Dual Monostable Multivibrator. FN3332 Rev 0.00 Page 1 of 11.
DATASHEET CD9BMS CMOS Dual Monostable Multivibrator Features High Voltage Type (V Rating) Retriggerable/Resettable Capability Trigger and Reset Propagation Delays Independent of RX, CX Triggering from
More informationDATASHEET CD14538BMS. Description. Features. Applications. Functional Diagram. Pinout. CMOS Dual Precision Monostable Multivibrator
DATASHEET CD153BMS CMOS Dual Precision Monostable Multivibrator FN319 Rev. Features High-Voltage Type (V Rating) Retriggerable/Resettable Capability Trigger and Reset Propagation Delays Independent of
More informationDATASHEET CD4027BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Dual J-KMaster-Slave Flip-Flop. FN3302 Rev 0.
DATASHEET CD7BMS CMOS Dual J-KMaster-Slave Flip-Flop FN33 Rev. Features Pinout High Voltage Type (V Rating) Set - Reset Capability CD7BMS TOP VIEW Static Flip-Flop Operation - Retains State Indefinitely
More informationDATASHEET CD4504BMS. Pinout. Features. Functional Diagram. Description. CMOS Hex Voltage Level Shifter for TTL-to-CMOS or CMOS-to-CMOS Operation
DATASHEET CD454BMS CMOS Hex Voltage Level Shifter for TTL-to-CMOS or CMOS-to-CMOS Operation FN3336 Rev. Features Pinout High Voltage Type (2V Rating) Independence of Power Supply Sequence Considerations
More informationDATASHEET CD4069UBMS. Features. Pinout. Applications. Functional Diagram. Description. Schematic Diagram. CMOS Hex Inverter
DATASHEET CD9UBMS CMOS Hex Inverter FN331 Rev. December 199 Features Pinout High Voltage Types (V Rating) Standardized Symmetrical Output Characteristics CD9UBMS TOP VIEW Medium Speed Operation: tphl,
More informationCD40174BMS. CMOS Hex D -Type Flip-Flop. Features. Pinout. Applications. Functional Diagram. Description. December 1992
SEMICONDUCTOR CD17BMS December 199 CMOS Hex D -Type Flip-Flop Features Pinout High Voltage Type (V Rating) 5V, and 15V Parametric Ratings CD17BMS TOP VIEW Standardized, Symmetrical Output Characteristics
More informationDATASHEET CD4503BMS. Features. Applications. Functional Diagram. Pinout. CMOS Hex Buffer. FN3335 Rev 0.00 Page 1 of 8. December FN3335 Rev 0.
DATASHEET CD503BMS CMOS Hex Buffer CD503BMS is a hex noninverting buffer with 3 state outputs having high sink and source current capability. Two disable controls are provided, one of which controls four
More informationDATASHEET CD4028BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS BCD-To-Decimal Decoder. FN3303 Rev 0.
DATASHEET CMOS BCD-To-Decimal Decoder FN Rev. December Features Pinout High Voltage Type (V Rating) BCD-to-Decimal Decoding or Binary-to-Octal Decoding TOP VIEW High Decoded Output Drive Capability Positive
More informationCD4063BMS. CMOS 4-Bit Magnitude Comparator. Pinout. Features. Functional Diagram. Applications. Description. December 1992
CD3BMS December 99 Features CMOS -Bit Magnitude Comparator Pinout High Voltage Type (V Rating) Expansion to 8,,... N Bits by Cascading Units CD3BMS TOP VIEW Medium Speed Operation - Compares Two -Bit Words
More informationCD4585BMS. CMOS 4-Bit Magnitude Comparator. Features. Pinout. Functional Diagram. Applications. Description. December 1992
CD55BMS December 199 Features High Voltage Type (V Rating) Expansion to, 1, 1...N Bits by Cascading Units Medium Speed Operation - Compares Two -Bit Words in 1ns (Typ.) at 1% Tested for Quiescent Current
More informationDATASHEET CD4029BMS. Features. Description. Applications. Functional Diagram. Pinout. CMOS Presettable Up/Down Counter. FN3304 Rev 0.
DATASHEET CD49BMS CMOS Presettable Up/Down Counter Features High-Voltage Type (V Rating) Medium Speed Operation: MHz (Typ.) at CL = 5pF and VDD - VSS = V Multi-Package Parallel Clocking for Synchronous
More informationCD4028. CMOS BCD-To-Decimal Decoder. Pinout. Features. Functional Diagram. Applications. Description.
CD CMOS BCD-To-Decimal Decoder Features Pinout High Voltage Type (V Rating) BCD-to-Decimal Decoding or Binary-to-Octal Decoding TOP VIEW High Decoded Output Drive Capability Positive Logic Inputs and Outputs
More informationEN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.
EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at www.hest ore.hu. CD49BMS December 199 Features High-Voltage Type (V Rating) Medium Speed
More informationDATASHEET CD40105BMS. Features. Description. Applications. Pinout. Functional Diagram. CMOS FIFO Register. FN3353 Rev 0.00 Page 1 of 10.
DATASHEET C05BMS CMOS FIFO Register Features Bits x Words High Voltage Type (0V Rating) Independent Asynchronous Inputs and Outputs 3-State Outputs Expandable in Either Direction Status Indicators on Input
More informationDATASHEET. CD4051BMS, CD4052BMS and CD4053BMS analog multiplexers/demultiplexers. Features. Description. Applications. FN3316 Rev 0.
DATASHEET CDBMS, CDBMS, CDBMS CMOS Analog Multiplexers/Demultiplexers Features Logic Level Conversion High-Voltage Types (V Rating) CDBMS Signal -Channel CDBMS Differential -Channel CDBMS Triple -Channel
More informationCD40102BMS CD40103BMS CMOS 8-Stage Presettable Synchronous Down Counters
December 1992 Features High Voltage Type (20V Rating) CD40102BMS: 2-Decade BCD Type CD40103BMS: 8-Bit Binary Type Synchronous or Asynchronous Preset Medium Speed Operation - f = 3.6MHz (Typ) at 10V Cascadable
More informationCD4051BMS, CD4052BMS and CD4053BMS analog multiplexers/demultiplexers
CDBMS, CDBMS CDBMS December Features Logic Level Conversion High-Voltage Types (V Rating) CDBMS Signal -Channel CDBMS Differential -Channel CDBMS Triple -Channel Wide Range of Digital and Analog Signal
More informationDATASHEET CD4066BMS. Description. Features. Pinout. Applications. CMOS Quad Bilateral Switch. Rev X.00 Page 1 of 9. Jan 13, Rev X.
DATASHEET CMOS Quad Bilateral Switch Rev X. Features For Transmission or Multiplexing of Analog or Digital Signals High Voltage Types (V Rating) V Digital or.v Peak-to-Peak Switching Typical On-State Resistance
More informationICM7213. One Second/One Minute Timebase Generator. Features. Description. Ordering Information. Pinout. August 1997
August 997 Features Guarateed V Operatio Very Low Curret Cosumptio (Typ).... µa at V All Outputs TTL Compatible O Chip Oscillator Feedback Resistor Oscillator Requires Oly Exteral compoets: Fixed Capacitor,
More informationCD4094. CMOS 8-Stage Shift-and-Store Bus Register. Pinout. Features. Functional Diagram Applications. Description. December 1992
C494 ecember 1992 CMOS 8-Stage Shift-and-Store Bus Register Features Pinout High Voltage Type (2V Rating) 3-State Parallel Outputs for Connection to Common Bus C494BMS TOP VIEW Separate Serial Outputs
More informationMCP1525/ V and 4.096V Voltage References. Features. Description. Applications. Temperature Drift. Typical Application Circuit.
MCP/.V ad.96v Voltage Refereces Features Precisio Voltage Referece Outut Voltages:.V ad.96v Iitial Accuracy: ±% (max.) Temerature Drift: ± m/ C (max.) Outut Curret Drive: ± ma Maximum Iut Curret: µa @
More informationDATASHEET HCS132MS. Pinouts. Features. Description. Ordering Information. Functional Diagram. Radiation Hardened Quad 2-Input NAND Schmitt Trigger
DATASHEET HCS132MS Radiation Hardened Quad 2-Input NAND Schmitt Trigger FN3061 Rev 1.00 Features Pinouts 3 Micron Radiation Hardened SOS CMOS Total Dose 200K RAD (Si) SEP Effective LET No Upsets: >100
More informationAME50461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY
PD-94595A AME5046 SERIES EMI FILTER HYBRID-HIGH RELIABILITY Descriptio The AME Series of EMI filters have bee desiged to provide full compliace with the iput lie reflected ripple curret requiremet specified
More informationECE 2201 PRELAB 4A MOSFET SWITCHING APPLICATIONS. Digital CMOS Logic Inverter
ECE 2201 PRELAB 4A MOSFET SWITCHING APPLICATIONS Digital CMOS Logic Iverter Had Aalysis P1. I the circuit of Fig. P41, estimate the roagatio delays t PLH ad t PHL usig the resistive switch model for each
More informationAME28461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY
PD-94597A AME28461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY Descriptio The AME Series of EMI filters have bee desiged to provide full compliace with the iput lie reflected ripple curret requiremet specified
More informationDATA SHEET. HEF4047B MSI Monostable/astable multivibrator. For a complete data sheet, please also download: INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF,
More informationDATASHEET ACTS373MS. Features. Pinouts 20 LEAD CERAMIC DUAL-IN-LINE MIL-STD-1835 DESIGNATOR, CDIP2-T20, LEAD FINISH C TOP VIEW.
Radiation Hardened Octal Transparent Latch, Three-State NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DATASHEET
More informationRevision: June 10, E Main Suite D Pullman, WA (509) Voice and Fax
1.8.0: Ideal Oeratioal Amlifiers Revisio: Jue 10, 2010 215 E Mai Suite D Pullma, WA 99163 (509) 334 6306 Voice ad Fax Overview Oeratioal amlifiers (commoly abbreviated as o-ams) are extremely useful electroic
More informationIntegrated 500 ma Load Switch with Quad Signal Switch ADP1190
Data Sheet Integrated 5 ma Load Switch with Quad Signal Switch AD9 FEATURES FUCTIOAL BLOCK DIAGRAM Low input voltage range:.4 V to 3.6 V ower switch: low RDSO of 6 mω at 3.6 V, with active discharge 4
More informationFeatures. +Vout. +Vin. AHF28XX/CH (or Other) DC/DC Converter. Input Return. +Vout AHF28XX/CH (or Other) DC/DC Converter Output Return.
PD-94587A AMH461 SERIES EMI FILTER HYBRID / HIGH RELIABILITY Descriptio The AMH Series EMI filter has bee desiged to provide full compliace with the iput lie reflected ripple curret requiremet specified
More informationFeatures. +Vout. +Vin. +Vout AMF28XX (or Other) DC/DC Converter Input Return. Output Return. +Vout AMF28XX (or Other) DC/DC Converter Input Return
PD-5856A AFH461 SERIES EMI FILTER HYBRID / HIGH RELIABILITY Descriptio The AFH Series EMI filter has bee desiged to provide full compliace with the iput lie reflected ripple curret requiremet specified
More informationHEXFET MOSFET TECHNOLOGY
PD - 91555A POWER MOSFET SURFACE MOUNT (SMD-1) IRFNG40 1000V, N-CHANNEL HEXFET MOSFET TECHNOLOGY Product Summary Part Number RDS(o) ID IRFNG40 3.5Ω 3.9A HEXFET MOSFET techology is the key to Iteratioal
More informationCD4047BC Low Power Monostable/Astable Multivibrator
Low Power Monostable/Astable Multivibrator General Description The CD4047B is capable of operating in either the monostable or astable mode. It requires an external capacitor (between pins 1 and 3) and
More informationDATASHEET. Features. Applications. Pin Configurations ICM7555 (8 LD PDIP, SOIC) TOP VIEW ICM7555, ICM7556. General Purpose Timers
DATASHEET ICM555, ICM55 General Purpose Timers The ICM555 and ICM55 are CMOS RC timers providing significantly improved performance over the standard SE/E 555/55 and 55 timers, while at the same time being
More informationCD4047BM CD4047BC Low Power Monostable Astable Multivibrator
CD4047BM CD4047BC Low Power Monostable Astable Multivibrator General Description CD4047B is capable of operating in either the monostable or astable mode It requires an external capacitor (between pins
More informationHEXFET MOSFET TECHNOLOGY
PD - 91290C POWER MOSFET THRU-HOLE (TO-257AA) IRFY340C,IRFY340CM 400V, N-CHANNEL HEXFET MOSFET TECHNOLOGY Product Summary Part Number RDS(o) ID Eyelets IRFY340C 0.55 Ω 8.7A Ceramic IRFY340CM 0.55 Ω 8.7A
More informationDARLINGTON POWER TRANSISTORS NPN
TO-5 TO-5 - Google 08//9 : TO-5 DARLINGTON POWER TRANSISTORS NPN Silico DESCRIPTION The STCompoet is a NPN silico epitaxial trasistor. It is maufactured i moolithic Darligto cofiguratio. The resultig trasistor
More informationICM7555, ICM7556. General Purpose Timers. Features. Applications. Pinouts ICM7555 (8 LD PDIP, SOIC) TOP VIEW. Data Sheet August 24, 2006 FN2867.
ICM7555, ICM755 Data Sheet F7.9 General Purpose Timers The ICM7555 and ICM755 are CMOS RC timers providing significantly improved performance over the standard SE/E 555/ and 355 timers, while at the same
More informationPhysical Sciences For NET & SLET Exams Of UGC-CSIR. Part B and C. Volume-16. Contents
Physical cieces For NET & LET Exams Of UC-CIR Part B ad C Volume-16 Cotets VI. Electroics 1.5 Field Effect evices 1 2.1 Otoelectroic evices 51 2.2 Photo detector 63 2.3 Light-Emittig iode (LE) 73 3.1 Oeratioal
More informationIndicator No mark Single preset Dual preset DIN W144 H72mm DIN W48 H96mm No mark DIN W72 H72mm (4 digit) (6 digit) Counter/Timer
FX/FX/FX Series DIN W7 7, W8 96, W 7mm er/timer Features 6 iput modes ad output modes ig speed: cps/cps/kcps/kcps Selectable voltage iput (PNP) or No voltage iput (NPN) dditio of Up/Dow iput mode Wide
More informationDATASHEET HI-201HS. Features. Applications. Ordering Information. Pinout (Switches Shown For Logic 1 Input) High Speed, Quad SPST, CMOS Analog Switch
DATASHEET HI-21HS High Speed, Quad SPST, CMOS Analog Switch The HI-21HS is a monolithic CMOS Analog Switch featuring very fast switching speeds and low ON resistance. The integrated circuit consists of
More informationResearch Article New Topologies of Lossless Grounded Inductor Using OTRA
Joural of Electrical ad omuter Egieerig Volume 2, Article ID 753, 6 ages doi:.55/2/753 Research Article New Toologies of Lossless Grouded Iductor Usig OTRA Rajeshwari Padey, Neeta Padey, Sajal K. Paul,
More informationCD4518BMS, CD4520BMS. CMOS Dual Up Counters. Features. Pinout. Functional Diagram. Applications. Description. December 1992
58BMS, 5BMS ecember Features High Voltage Types (V ating) 58BMS ual B Up ounter 5BMS ual Binary Up ounter Medium Speed Operation - MHz Typical lock Frequency at V Positive or Negative Edge Triggering Synchronous
More informationHIGH PERFORMANCE OFF-LINE SMPS POWER CONVERTER. 10 Pieces (Min. Order) 1 Piece (Min. Order) US $ Piece. Shenzhen Top Source Tec
HIGH PERFORMANCE OFF-LINE SMPS POWER CONVERTER dip-8 _ sop 7 2018/2/14 _ 5:53 sop 7 dip-8 FEATURES Itegrated 700V Power Trasistor Dip-7, Dip-7 Suppliers ad Maufacturers at Alibaba.com Output Power 12W
More informationSN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS
Meet or Exceed the Requirements of TIA/EIA-232-F and ITU Recommendation V.28 Very Low Power Consumption... 5 mw Typ Wide Driver Supply Voltage Range... ±4.5 V to ±15 V Driver Output Slew Rate Limited to
More informationSN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS
Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU Recommendation V.28 Single Chip With Easy Interface Between UART and Serial-Port Connector Less Than 9-mW Power Consumption Wide Driver Supply
More informationApplications. NS Part Number SMD Part Number NS Package Number Package Description LM555H/883 H08A 8LD Metal Can LM555J/883 J08A 8LD Ceramic Dip
LM555QML Timer General Description The LM555 is a highly stable device for generating accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the
More informationSN54AHC123A, SN74AHC123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS
EPIC (Enhanced-Performance Implanted CMOS) Process Operating Range 2-V to 5.5-V V CC Schmitt-Trigger Circuitry On A, B, and CLR Inputs for Slow Input Traition Rates Edge Triggered From Active-High or Active-Low
More informationPresettable Counter High-Speed Silicon-Gate CMOS
TECHNICAL DATA IN74AC161 Presettable Counter High-Speed Silicon-Gate CMOS The IN74AC161 is identical in pinout to the LS/ALS161, HC/HCT161. The device inputs are compatible with standard CMOS outputs;
More informationRAD-Hard HEXFET SURFACE MOUNT (LCC-28)
IRHQ567 RADIATION HARDENED V, Combiatio 2N-2P-CHANNEL POWER MOSFET RAD-Hard HEXFET SURFACE MOUNT (LCC-28) 5 PD-9457D TECHNOLOGY Product Summary Part Number Radiatio Level RDS(o) ID CHANNEL IRHQ567 K Rads
More informationLecture 29: Diode connected devices, mirrors, cascode connections. Context
Lecture 9: Diode coected devices, mirrors, cascode coectios Prof J. S. Smith Cotext Today we will be lookig at more sigle trasistor active circuits ad example problems, ad the startig multi-stage amplifiers
More informationSN55451B, SN55452B, SN55453B, SN55454B SN75451B, SN75452B, SN75453B, SN75454B DUAL PERIPHERAL DRIVERS
PERIPHERAL DRIVERS FOR HIGH-CURRENT SWITCHING AT VERY HIGH SPEEDS Characterized for Use to 00 ma High-Voltage Outputs No Output Latch-Up at 0 V (After Conducting 00 ma) High-Speed Switching Circuit Flexibility
More information3.3V CMOS 16-BIT EDGE TRIGGERED D-TYPE FLIP- FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD
3.3V CMOS 16-BIT EDGE TRIGGERED D-TYPE FLIP- FLOP WITH 3-STATE OUTPUTS, 5 T TOLERANT I/O, BUS-HOLD IDT74LVCH162374A FEATURES: Typical tsk(o) (Output Skew) < 250ps ESD > 200 per MIL-STD-883, Method 3015;
More informationTC74HC423AP,TC74HC423AF
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC423AP,TC74HC423AF Dual Retriggerable Monostable Multivibrator The TC74HC423A is a high speed CMOS MONOSTABLE MULTIVIBRATOR fabricated with
More informationMOS INTEGRATED CIRCUIT Bipolar Analog Integrated Circuit
DATA SHEET MOS INTEGRATED CIRCUIT Bipolar Analog Integrated Circuit µpc TIMER CIRCUIT The µpc is a powerful integrated circuit. Adding a few external parts to it can turn it into various types of timing
More informationSN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS
Meets or Exceeds the Requirements of ANSI EIA/TIA-232-E and ITU Recommendation V.28 Single Chip With Easy Interface Between UART and Serial Port Connector Less Than 9-mW Power Consumption Wide Driver Supply
More informationFEATURES 4:1 single-ended multiplexer Q nominal output impedance: 7Ω (V DDO
ICS8304I GENERAL ESCRIPTION The ICS8304I is a low skew, 4:1, Sigle-eded ICS Multiplexer ad a member of the HiPerClockS HiPerClockS family of High Performace Clock Solutios from IT The ICS8304I has four
More informationIDT74FCT257AT/CT/DT FAST CMOS QUAD 2-INPUT MULTIPLEXER
FAST CMOS QUAD 2-INPUT MULTIPLEXER IDT74FCT257AT/CT/DT FEATURES: A, C, and D grades Low input and output leakage 1µA (max.) CMOS power levels True TTL input and output compatibility: VOH = 3. (typ.) VOL
More informationMOS INTEGRATED CIRCUIT
DATA SHEET MOS INTEGRATED CIRCUIT µpd6345 8 BIT SERIAL IN/PARALLEL OUT DRIVER The µpd6345 is a monolithic Bi-CMOS integrated Circuit designed to drive LED, Solenoid and Relay. This device consists of an
More informationTC74HC123AP,TC74HC123AF,TC74HC123AFN
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC123AP/AF/AFN TC74HC123AP,TC74HC123AF,TC74HC123AFN Dual Retriggerable Monostable Multivibrator The TC74HC123A is a high speed CMOS MONOSTABLE
More informationPart Number Marking Package Packaging
HIGH VOLTAGE FAST-SWITCHING NPN POWER TRANSISTOR STMicroelectroics PREFERRED SALES TYPE NPN TRANSISTOR HIGH VOLTAGE CAPABILITY VERY HIGH SWITCHING SPEED FULLY CHARACTERISEZ AT 125 o C LOW SPREAD OF DYNAMIC
More informationTHE AUTOMATED SYSTEM OF THE RHYTHM ANALYSIS IN THE EDUCATIONAL PROCESS OF A HIGHER EDUCATIONAL INSTITUTION ON THE BASIS OF APRIORISTIC DATA
THE AUTOMATED SYSTEM OF THE RHYTHM ANALYSIS IN THE EDUCATIONAL PROCESS OF A HIGHER EDUCATIONAL INSTITUTION ON THE ASIS OF APRIORISTIC DATA Nicolae PELIN PhD, Associate Professor, Iformatio Techology Deartmet,
More informationSN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
Contain Four Flip-Flops With Double-Rail Outputs Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline
More information5.1 Introduction 5.2 Equilibrium condition Contact potential Equilibrium Fermi level Space charge at a junction 5.
5.1 Itroductio 5.2 Equilibrium coditio 5.2.1 Cotact otetial 5.2.2 Equilibrium Fermi level 5.2.3 Sace charge at a juctio 5.3 Forward- ad Reverse-biased juctios; steady state coditios 5.3.1 Qualitative descritio
More informationDescription PART NUMBER (BRAND) ICM7555CBA (7555CBA) ICM7555IBA (7555IBA) ICM7555 (METAL CAN) TOP VIEW V DD AND CASE 8 1 DISCHARGE GND
ovember 99 General urpose Timers Features Exact Equivalent in Most Cases for SE/E/ or TLC/ Low Supply Current - ICM................................ µa - ICM............................... µa Extremely
More informationSN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS
Meet or Exceed the Requirements of ANSI EIA/TIA-232-E and ITU Recommendation V.28 Very Low Power Consumption 5 mw Typ Wide Driver Supply Voltage Range ±4.5 V to ±15 V Driver Output Slew Rate Limited to
More informationSN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE
Eight Flip-Flops With Single-Rail Outputs Clock Enable Latched to Avoid False Clocking Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Package Options Include Plastic
More informationSN54221, SN54LS221, SN74221, SN74LS221 DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
Dual Versions of Highly Stable SN542 and SN742 One Shots SN5422 and SN7422 Demonstrate Electrical and Switching Characteristics That Are Virtually Identical to the SN542 and SN742 One Shots Pinout Is Identical
More informationMC14541B. Programmable Timer
MC44 Programmable Timer The MC44 programmable timer coists of a stage binary counter, an integrated oscillator for use with an external capacitor and two resistors, an automatic power on reset circuit,
More informationModel Display digit Size Output Power supply 24VAC 50/60Hz, 24-48VDC 9999 (4-digit) 1-stage setting
FXY Series DIN W7 6mm Of er/timer With Idicatio Oly Features ig speed: cps/cps/kcps/kcps Selectable voltage iput (PNP) method or o-voltage iput (NPN) method Iput mode: Up, Dow, Dow Dot for Decimal Poit
More informationAT7370 FEATURES DESCRIPTION APPLICATIONS. Isolation with active PFC LED Controller (patented) AT KF R SOT-26. Immense Advance Tech.
FEATURES DESCRITIO rimary-side Feedback Constant Current Control Universal Rectified 90VAC to 264VAC Input Voltage Range Boundary Conduction Mode (BCM) Operation with FC (>0.95) Constant Current Control
More informationSubscriber Pulse Metering (SPM) Detection
Subscriber Pulse Meterig () Detectio Versatile telephoe call-charge ad security fuctios for PBX, Payphoe ad Pair-Gai applicatios - employig CML s family of 12kHz ad 16kHz ICs INNOVATIONS INV/Telecom//1
More informationUTC UNISONIC TECHNOLOGIES CO., LTD. 1 PROGRAMMABLE TIMER DESCRIPTION FEATURES PIN CONFIGURATION VDD B A N.C.
PROGRAMMABLE TIMER DESCRIPTION The UTC CD4541 programmable timer comprise a 1-stage binary counter, an integrated oscillator for use with an external capacitor and two resistors, output control logic,
More informationReplacing MOSFETs with Single Electron Transistors (SET) to Reduce Power Consumption of an Inverter Circuit
Vol:9, No:3, 015 Relacig MOSFETs with Sigle Electro Trasistors (SET) to Reduce Power Cosumtio of a Iverter Circuit Ahmed Shariful Alam, Abu Hea M. Mustafa Kamal, M. Abdul Rahma, M. Nasmus Sakib Kha Shabbir,
More informationHI-201HS. Features. High Speed, Quad SPST, CMOS Analog Switch. Applications. Ordering Information. Pinout (Switches Shown For Logic 1 Input) FN3123.
HI-HS Data Sheet September 4 FN.4 High Speed, Quad SPST, CMOS Analog Switch The HI-HS is a monolithic CMOS Analog Switch featuring very fast switching speeds and low ON resistance. The integrated circuit
More informationSN75374 QUADRUPLE MOSFET DRIVER
SLRS28 SEPTEMBER 1988 Quadruple Circuits Capable of Driving High-Capacitance Loads at High Speeds Output Supply Voltage Range From 5 V to 24 V Low Standby Power Dissipation V CC3 Supply Maximizes Output
More informationICS Low Skew PCI / PCI-X Buffer. General Description. Block Diagram. Pin Configuration. Pin Descriptions OE CLK0
Low Skew PCI / PCI-X Buffer General Description The ICS9112-27 is a high performance, low skew, low jitter PCI / PCI-X clock driver. It is designed to distribute high speed signals in PCI / PCI-X applications
More informationMC14040B. MARKING DIAGRAMS. MAXIMUM RATINGS (Voltages Referenced to VSS) (Note 2.) ORDERING INFORMATION PDIP 16 P SUFFIX CASE 648
The MC14040B 12 stage binary counter is cotructed with MOS P channel and N channel enhancement mode devices in a single monolithic structure. This part is designed with an input wave shaping circuit and
More informationISO-9001 AS9120certi cation ClassQ Military
Datasheet RochesterElectronics ManufacturedComponents Rochester branded components are manufactured using eitherdie/wafers purchasedfrom theoriginalsuppliers orrochesterwafers recreated from the originalip.
More informationPIN CONFIGURATION FEATURES APPLICATIONS BLOCK DIAGRAM. D, F, N Packages
DESCRIPTION Both the and - Dual Monolithic timing circuits are highly stable controllers capable of producing accurate time delays or oscillation. The and - are a dual. Timing is provided by an external
More informationHIGH-PERFORMANCE CMOS BUS TRANSCEIVERS
Integrated Device Technology, Inc. HIGH-PERFORMAE CMOS BUS TRANSCEIVERS IDT54/74FCT86A/B IDT54/74FCT863A/B FEATURES: Equivalent to AMD s Am2986-64 bipolar registers in pinout/function, speed and output
More informationHMC677G32 INTERFACE - SMT. 6-Bit SERIAL/PARALLEL SWITCH DRIVER/CONTROLLER. Typical Applications. Features. Functional Diagram. General Description
Typical Applications The is ideal for: Microwave and Millimeterwave Control Circuits Test and Measurement Equipment Complex Multi-Function Assemblies Military and Space Subsystems Transmit/Receive Module
More informationIDT54/74FCT16374AT/CT/ET
FAST CMOS 16-BIT REGISTER (3-STATE) IDT54/74FCT16374AT/CT/ET FEATURES: 0.5 MICRON CMOS Technology High-speed, low-power CMOS replacement for ABT functions Typical tsk(o) (Output Skew) < 250ps Low input
More informationDATASHEET HI-1818A. Features. Applications. Ordering Information. Pinout. Low Resistance, Single 8-Channel, CMOS Analog Multiplexer
NOT RECOMMDED FOR NEW DESIGNS NO RECOMMDED REPLACEMT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc Low Resistance, Single 8-Channel, CMOS Analog Multiplexer DATASHEET FN3141
More informationHigh Voltage CMOS Logic. <Logic Gate> General-purpose CMOS Logic IC Series (BU4S,BU4000B Series)
General-purpose CMOS Logic IC Series (BUS,BUB Series) High Voltage CMOS Logic ICs BUB/F,BUB/F/FV,BUB/F,BU7B/F, BUB/F/FV,BU9B/F/FV,BU9UB/F/FV,BUB/F/FV No.9EAT Description BUB series ICs are
More informationHB860H 2-phase Hybrid Servo Drive
HB860H 2-phase Hybrid Servo Drive 20-70VAC or 30-100VDC, 8.2A Peak No Tuig, Nulls loss of Sychroizatio Closed-loop, elimiates loss of sychroizatio Broader operatig rage higher torque ad higher speed Reduced
More information3.3V CMOS IDT74LVCH16244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O AND BUS-HOLD FEATURES: DESCRIPTION: DRIVE FEATURES:
3.3V CMOS IDT74LVCH16244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS, 5 T TOLERANT I/O AND BUS-HOLD FEATURES: Typical tsk(o) (Output Skew) < 250ps ESD > 200 per MIL-STD-883, Method 3015; > 20 using machine
More informationIDT74FCT540AT/CT FAST CMOS OCTAL BUFFER/LINE DRIVER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM FEATURES:
FAST CMOS OCTAL BUFFER/LINE DRIVER IDT74FCT540AT/CT FEATURES: Low input and output leakage 1µ A (max.) CMOS power levels True TTL input and output compatibility VOH = 3. (typ.) VOL = 0. (typ.) Meets or
More informationhi-rel and space product screening MicroWave Technology
hi-rel ad space product screeig A MicroWave Techology IXYS Compay High-Reliability ad Space-Reliability Screeig Optios Space Qualified Low Noise Amplifiers Model Pkg Freq Liear Gai New (GHz) Gai Fitess
More informationSN75150 DUAL LINE DRIVER
Meets or Exceeds the Requirement of TIA/EIA-232-F and ITU Recommendation V.28 Withstands Sustained Output Short Circuit to Any Low-Impedance Voltage Between 25 V and 25 V 2-µs Maximum Transition Time Through
More informationLow voltage 16-bit constant current LED sink driver with auto power-saving. Description
Low voltage 16-bit constant current LED sink driver with auto power-saving Datasheet - production data Features Low voltage power supply down to 3 V 16 constant current output channels Adjustable output
More information3.3V CMOS 16-BIT REGISTER (3-STATE)
3. CMOS 16-BIT REGISTER (3-STATE) 3. CMOS 16-BIT REGISTER (3-STATE) IDT74FCT163374A/C FEATURES: 0.5 MICRON CMOS Technology Typical tsk(o) (Output Skew) < 250ps ESD > 200 per MIL-STD-883, Method 3015; >
More informationSymbol Parameter Value Unit Peak pulse load dump overvoltage
LDP24A TRANSIENT PROTECTION LOAD DUMP FEATURES TRANSIENT VOLTAGE SUPPRESSOR DIODE ESPECIALLY DESIGNED FOR LOAD DUMP PROTECTION COMPLIANT WITH MAIN STANDARDS SUCH AS: ISO / DTR 7637 DESCRIPTION Trasiet
More informationDesign of FPGA- Based SPWM Single Phase Full-Bridge Inverter
Desig of FPGA- Based SPWM Sigle Phase Full-Bridge Iverter Afarulrazi Abu Bakar 1, *,Md Zarafi Ahmad 1 ad Farrah Salwai Abdullah 1 1 Faculty of Electrical ad Electroic Egieerig, UTHM *Email:afarul@uthm.edu.my
More informationNovel Low Voltage CMOS Current Controlled Floating Resistor Using Differential Pair
48 S. A. TEKİN, H. ERCAN, M. ALÇI, NOVEL LOW VOLTAGE CMOS CURRENT CONTROLLED FLOATING RESISTOR Novel Low Voltage CMOS Curret Cotrolled Floatig Resistor Usig Differetial Pair Sezai Aler TEKİN, Hamdi ERCAN,
More informationCD4538 Dual Precision Monostable
CD4538 Dual Precision Monostable General Description The CD4538BC is a dual, precision monostable multivibrator with independent trigger and reset controls. The device is retriggerable and resettable,
More informationFAST CMOS OCTAL BUFFER/LINE DRIVER
Integrated Device Technology, Inc. FAST CMOS OCTAL BUFFER/LINE DRIVER IDT4/4FCT240/A/C IDT4/4FCT241/A/C IDT4/4FCT244/A/C IDT4/4FCT40/A/C IDT4/4FCT41/A/C FEATURES: IDT4/4FCT240/241/244/40/41 equivalent
More informationNOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.
DECADE COUNTER; 4-BIT BINARY COUNTER The SN54/ and SN54/ are high-speed 4-bit ripple type counters partitioned into two sectio. Each counter has a divide-by-two section and either a divide-by-five () or
More information