Christian Boit TUB Berlin University of Technology Sect. Semiconductor Devices. 1

Size: px
Start display at page:

Download "Christian Boit TUB Berlin University of Technology Sect. Semiconductor Devices. 1"

Transcription

1 Semiconductor Device & Analysis Center Berlin University of Technology Christian Boit TUB Berlin University of Technology Sect. Semiconductor Devices 1

2 Semiconductor Device & Analysis Center Berlin Scope: Research: FA Techniques for Faster Turnaround - Edit techniques on devices - Physical interactions of devices for localization - Standard solutions (cook book etc.) - Device Design & Characterization Education: Full Device Development Process - Semiconductor Devices in Basic Curriculum - Full Microelectronic Business Process (FET) - Failure Analysis, Power & Special Devices Service: Commerical-like Application Lab - Lab unique for service of design verification and failure analysis processes from chip backside 2

3 Semiconductor Device & Analysis Center Berlin Resources: 1 Lead Engineer (permanent) 3 PhD Students based on educational track 4 Technical Staff (permanent contracts) More PhD Students per cooperation contracts State of the Art tools Hamamatsu Phemos 1000, NPTest OPTIFIB, Agilent Tester Device Simulation & Know How (FET, Power, PV) Sample Preparation Mech, Chem Wet &Dry 1000 sqft Small Clean Room Technology More than 5000 sqft lab and office space 3

4 Semiconductor Device & Analysis Center Berlin Who we are Device Dynamics Make the Difference in Functional Analysis Challenges of Backside Approach Device Localization with Laser Stimulation Device Repair (Circuit Edit) with FIB Where we want to go 4

5 Photon Emission Basics: Electroluminescence The Two Basic Mechanisms of Photon Emission in IC P/N Junction: Reverse Bias 1) Deceleration: Radiant loss of energy gained in electrical field Leakage Current I Detection Limit V Forward Bias 2) Injection: Radiant Interband Recombination 5

6 Photon Emission Microscopy Direct defect identification: Gate oxide defect X5 X25 X0.8 Emission images at magnification: X 100 6

7 Substrate [µa] I sub Correlation of MOSFET Light Emission to Electrical Operation Mode current I D Gate voltage [V] Drain [ma] Light emission and substrate current vs. gate voltage Substrate Current Gate voltage [V] Light Intensity 7

8 Dynamic Photon Emission in CMOS Photon Emission in Switching Phase of FET Required Time Resolution: ps Measurement Challenge: ~ 1 photon / 10 5 events Stroboscopic Imaging: IC Signal Tracing All figures from J.C. Tsng, Picosecond imaging circuit analysis 8

9 Design Verification: Signal Propagation in IC visualized with Dynamic Photon Emission t=3.876ns: t=4.080ns: t=6.800ns: Emission from a ring oscillator at various times. Example: ring oscillator: Three optical waveforms of switching induced light emission from neighbouring inverters of the ring oscillator; Vdd -> 0V: high intensity 0V -> Vdd: low intensity All figures from J.C. Tsng, Picosecond imaging circuit analysis 9

10 Design Verification & Failure Analysis: Identification and Localization of Erratic Device fail reference Time integrated image of light from a register file while running a test pattern producing a fail fail optical waveform from normal and faulty latch pair All figures from J.C. Tsng, Picosecond imaging circuit analysis 10

11 Why FA through Backside of the Die? New Packages Multi-Level Metallization LOC ( Lead On Chip) Flip-Chip Die Flip-chip substrate Data taken from Fujitsu 11

12 Observability of ofsignals with Beam Techniques Drastically Reduced by bymulti Layer Wiring DatatakenfromN.Kujietal.,NTT,ESREF97 Image taken from IBM Research Labs Cu 6 Cu 5 Cu 4 Cu 3 Cu 2 Cu 1 tungsten 1 12

13 Challenge of Analysis Techniques Through Chip Backside: IR Optics Resolution vs. Feature Size 13

14 Resolution of different immersion media gas, air (a), liquid, oil(b), solid, Si (c) 14

15 Semiconductor Device & Analysis Center Berlin!"#"$%&'()*%+,(%-(./-0,%1-"2(3-"245%5(1+((( )6'%01-$/0,1#(768%065./-0,%1-"2(3-"245%5(,*#1/&*(9*%:(;"0<5%$6(! "#$%&'(&)#*+,$#-&.+,/#0$/+&*+12%$34+0&&&&&&! 5+&$%/+%*&(4--&#%#-60$0&.,'1+00&! 760*+)#*$1&4%8+,0*#%8$%9&'(&+((+1*0&-#1:$%9&;& *+12%$34+0&%'*&6+*&+).-'6+8&*'&*2+$,&.'*+%*$#- 15

16 Semiconductor Device & Analysis Center Berlin Who we are Device Dynamics Make the Difference in Functional Analysis Challenges of Backside Approach Device Localization with Laser Stimulation Device Repair (Circuit Edit) with FIB Where we want to go 16

17 Beam Induced Device Stimulation Set Up: 5678%-,) 8!9 51%#, */,)&%:!"#$%&'.,/"+, 0*1234,) ()*+,--"$#.,;&,+4"*$ -"#$%& 17

18 Principle of Laser Induced Thermal Stimulation Electrical Signal responding to laser stimulation <"#=7>67"; 67="#=?7-,$-"4"/,74*7="#=767"$4,)+*$$,+4-8*+%& 4=,)1*/*&4%#, 67-,+4"*$- ()*A&,1?7!"#$%&7(%4= ;)*1,B+"4%4"*$ 4*74,)1"$%& DEF Source: Nikawa 18

19 Transmission (%) Thermal Stimulation of Silicon Device by IR Laser Intraband Free Carrier Absorption : Si indirect bandgap IR Absorption in Highly Doped Layers: 0.1 to 0.05% of 1.3µm Laser power (c) (a) (b) (d) Si thickness 625µm Dopant Conc. x10 16 cm -3 (a) 1.5 (b) 33 (c) 120 (d) 730 Wavelength (µm) Local Heating of Active Device 19

20 Thermal Laser Stimulation in Metal Wire & in Semiconductor Device M2 M1 S/D, typ /cm 3 Cap Silicide Poly-Si M1 well, typ /cm 3 typ /cm 3 S/D Si-Substrate, typ /cm 3 Interactions: Wiring: Device: 20

21 Thermal Laser Stimulation in Metal Wire & in Semiconductor Device Heat λ=1.3 m laser illumination Interactions: Wiring: Voltage Alteration Resistive Change Device: 21

22 Heat reflected beam Heat Thermal Laser Stimulation in Metal Wire & in Semiconductor Device laser illumination, λ=1.3 m Interactions: Wiring: Voltage Alteration Resistive Change Device: Performance Reduction - Mobility -Vτ - Speed 22

23 Heat Heat Heat t=1ms Thermal Laser Stimulation in Metal Wire & in Semiconductor Device Heat Interactions: Wiring: Voltage Alteration Resistive Change Device: Performance Reduction - Mobility -Vτ - Speed 23

24 Soft Defect Localization - FET Source: Ed Cole 24 Section Semiconductor Devices / C. Boit

25 Soft Defect Localization Soft Defect: Test Fail occurring only in special Environment TUB Research Result: Quantitative Investigation of FET Device Parametrics with Thermal Laser Stimulation to be submitted 10/03 Source: Ed Cole 25

26 Semiconductor Device & Analysis Center Berlin B9(768%06(./-0,%1-"2%,4("-$(."%2/#65(! <,'=+&;&.#,#)+*,$1&)'8$($1#*$'%&'(&8+/$1+! 7$9%#-&.#*2&(',&8+*+1*$'%&8+($%+8&=6&*+0*+,&! >#%&8+*+,)$%+&9,#84#-&8+/$1+&.+,(',)#%1+!?%8+,0*#%8$%9&'(&+((+1*0&01#**+,+8&&& 26

27 Semiconductor Device & Analysis Center Berlin D6E,(F6-6#",%1-(>10"2%C",%1-(=60*-%G/65( H I64?(+/#,*6#(%':#186'6-,(1+(,/#-"#1/-$ A 76,60,%1-(1+(+/#,*6#(5%&-"25(6'%,,6$(A4($68%06J( %K6K('"&-6,%0(+%62$(L)MNB7O(( A B-,6#"0,%1-(1+(0%#0/%,#4(,%'6($62"4("-$( :#1:"&",%1-(1+(%-$/06$(5%&-"2( H )%&-"2(,#"0%-&(P%,*("22("8"%2"A26($4-"'%0(,60*-%G/65(L>"56#(%-$/06$J(:*1,1-6'%55%1-J(1,*6#QO(( 27

28 Outline: Who we are Device Dynamics Make the Difference in Functional Analysis Challenges of Backside Approach Device Localization with Laser Stimulation Device Repair (Circuit Edit) with FIB Where we want to go 28

29 Previous Process Device Repair (Circuit Edit) with FIB: Short Redesign Loop and Access to Cells Circuit CircuitDesign Simulation Simulation Layout LayoutDesign Mask MaskProduction Engineering EngineeringSample Evaluation Evaluation Production Production Quality QualityControl FIB Deposition of Probing Pads for SRAM Cell on Via1level (Prep: surface parallel polishing) FIB 29

30 The OptiFIB Column Photon Beam Ion Beam Coaxial Photon-Ion Microscope Simultaneous Imaging & Editing Photon Image Ion Editing 100nm FIB Placement Accuracy 30

31 M5 M4 M3 M2 M1 FIB Editing of ICs through Si Backside 2-5µm Silicon Substrate 48 µm FIB Trench Very thin remaining bulk Si - Risks: Flatness, Endpoint, Navigation ILD1 ILD0 Transistor Level 31

32 Voltage Contrast by Silicon Active Volume TUB Research Result: FIB Image Contrast of n- Wells for - Endpoint Control and - Navigation to be presented at ESREF & ISTFA 03 32

33 M1 Endpoint Detection for Active Si Volume M1 n+ n+ - p+ p+ + + p-well - n-well Si-p-Substrate Scanned Ion Beam 700nm 4 µm Ion Beam removes material 33

34 M1 Endpoint Detection for Active Si Volume M1 n+ n+ - p+ p+ + + p-well - n-well Si-p-Substrate nm 4 µm Ion Beam removes material and implants Ga ions into the back surface. 34

35 M1 Endpoint Detection for Active Si Volume M1 n+ n+ - p+ p+ + + p-well - n-well Si-p-Substrate e- e- 700nm 4 µm Ion Beam removes material and implants Ga ions into the back surface. Influence of SCR causes contrast of secondary particle emission rate 35

36 Semiconductor Device & Analysis Center Berlin: Wherewewanttogo Establish TUB as Solution Center for Advanced Analysis Problems in Electronic Devices Microelectronics: Dynamics of Device and Analysis Pervasive Techniques (i.e. SQUID) Focused Ion Beam Processes for Edit in Si Power Devices & Compound Semiconductors: Adaption of Localization Techniques to Discrete Devices, Band Gap and Mechanisms of Direct SC Adaption of FIB processes to Material Components 36

LSI ON GLASS SUBSTRATES

LSI ON GLASS SUBSTRATES LSI ON GLASS SUBSTRATES OUTLINE Introduction: Why System on Glass? MOSFET Technology Low-Temperature Poly-Si TFT Technology System-on-Glass Technology Issues Conclusion System on Glass CPU SRAM DRAM EEPROM

More information

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5950 Simple Transistor

More information

Advanced Digital Integrated Circuits. Lecture 2: Scaling Trends. Announcements. No office hour next Monday. Extra office hour Tuesday 2-3pm

Advanced Digital Integrated Circuits. Lecture 2: Scaling Trends. Announcements. No office hour next Monday. Extra office hour Tuesday 2-3pm EE241 - Spring 20 Advanced Digital Integrated Circuits Lecture 2: Scaling Trends and Features of Modern Technologies Announcements No office hour next Monday Extra office hour Tuesday 2-3pm 2 1 Outline

More information

Basic Fabrication Steps

Basic Fabrication Steps Basic Fabrication Steps and Layout Somayyeh Koohi Department of Computer Engineering Adapted with modifications from lecture notes prepared by author Outline Fabrication steps Transistor structures Transistor

More information

INTRODUCTION TO MOS TECHNOLOGY

INTRODUCTION TO MOS TECHNOLOGY INTRODUCTION TO MOS TECHNOLOGY 1. The MOS transistor The most basic element in the design of a large scale integrated circuit is the transistor. For the processes we will discuss, the type of transistor

More information

Nano-structured superconducting single-photon detector

Nano-structured superconducting single-photon detector Nano-structured superconducting single-photon detector G. Gol'tsman *a, A. Korneev a,v. Izbenko a, K. Smirnov a, P. Kouminov a, B. Voronov a, A. Verevkin b, J. Zhang b, A. Pearlman b, W. Slysz b, and R.

More information

Lecture 18: Photodetectors

Lecture 18: Photodetectors Lecture 18: Photodetectors Contents 1 Introduction 1 2 Photodetector principle 2 3 Photoconductor 4 4 Photodiodes 6 4.1 Heterojunction photodiode.................... 8 4.2 Metal-semiconductor photodiode................

More information

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI 1 Integrated diodes pn junctions of transistor structures can be used as integrated diodes. The choice of the junction is limited by the considerations of switching speed and breakdown voltage. The forward

More information

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02 EE 5611 Introduction to Microelectronic Technologies Fall 2014 Thursday, September 04, 2014 Lecture 02 1 Lecture Outline Review on semiconductor materials Review on microelectronic devices Example of microelectronic

More information

Laser tests of Wide Band Gap power devices. Using Two photon absorption process

Laser tests of Wide Band Gap power devices. Using Two photon absorption process Laser tests of Wide Band Gap power devices Using Two photon absorption process Frederic Darracq Associate professor IMS, CNRS UMR5218, Université Bordeaux, 33405 Talence, France 1 Outline Two-Photon absorption

More information

IOLTS th IEEE International On-Line Testing Symposium

IOLTS th IEEE International On-Line Testing Symposium IOLTS 2018 24th IEEE International On-Line Testing Symposium Exp. comparison and analysis of the sensitivity to laser fault injection of CMOS FD-SOI and CMOS bulk technologies J.M. Dutertre 1, V. Beroulle

More information

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI Lecture: Integration of silicon photonics with electronics Prepared by Jean-Marc FEDELI CEA-LETI Context The goal is to give optical functionalities to electronics integrated circuit (EIC) The objectives

More information

Module 2: CMOS FEOL Analysis

Module 2: CMOS FEOL Analysis Module 2: CMOS FEOL Analysis Manufacturer Device # 2 About Chipworks Chipworks is the recognized leader in reverse engineering and patent infringement analysis of semiconductors and electronic systems.

More information

Session 3: Solid State Devices. Silicon on Insulator

Session 3: Solid State Devices. Silicon on Insulator Session 3: Solid State Devices Silicon on Insulator 1 Outline A B C D E F G H I J 2 Outline Ref: Taurand Ning 3 SOI Technology SOl materials: SIMOX, BESOl, and Smart Cut SIMOX : Synthesis by IMplanted

More information

Lecture #29. Moore s Law

Lecture #29. Moore s Law Lecture #29 ANNOUNCEMENTS HW#15 will be for extra credit Quiz #6 (Thursday 5/8) will include MOSFET C-V No late Projects will be accepted after Thursday 5/8 The last Coffee Hour will be held this Thursday

More information

Laser attacks on integrated circuits: from CMOS to FD-SOI

Laser attacks on integrated circuits: from CMOS to FD-SOI DTIS 2014 9 th International Conference on Design & Technology of Integrated Systems in Nanoscale Era Laser attacks on integrated circuits: from CMOS to FD-SOI J.-M. Dutertre 1, S. De Castro 1, A. Sarafianos

More information

Quantum Condensed Matter Physics Lecture 16

Quantum Condensed Matter Physics Lecture 16 Quantum Condensed Matter Physics Lecture 16 David Ritchie QCMP Lent/Easter 2018 http://www.sp.phy.cam.ac.uk/drp2/home 16.1 Quantum Condensed Matter Physics 1. Classical and Semi-classical models for electrons

More information

From IC Debug to Hardware Security Risk: The Power of Backside Access and Optical Interaction

From IC Debug to Hardware Security Risk: The Power of Backside Access and Optical Interaction From IC Debug to Hardware Security Risk: The Power of Backside Access and Optical Interaction C. Boit, S. Tajik*, P. Scholz, E. Amini, A. Beyreuther, H. Lohrke, J.P. Seifert* Technische Universität Berlin,

More information

CONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34

CONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34 CONTENTS Preface x Prologue Semiconductors and the Integrated Circuit xvii PART I Semiconductor Material Properties CHAPTER 1 The Crystal Structure of Solids 1 1.0 Preview 1 1.1 Semiconductor Materials

More information

Basic Functional Analysis. Sample Report Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel:

Basic Functional Analysis. Sample Report Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: Basic Functional Analysis Sample Report 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Basic Functional Analysis Sample Report Some of the information in this

More information

Contribution of Gate Induced Drain Leakage to Overall Leakage and Yield Loss in Digital submicron VLSI Circuits

Contribution of Gate Induced Drain Leakage to Overall Leakage and Yield Loss in Digital submicron VLSI Circuits Contribution of Gate Induced Drain Leakage to Overall Leakage and Yield Loss in Digital submicron VLSI Circuits Oleg Semenov, Andrzej Pradzynski * and Manoj Sachdev Dept. of Electrical and Computer Engineering,

More information

NAME: Last First Signature

NAME: Last First Signature UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT

More information

Semiconductor Devices

Semiconductor Devices Semiconductor Devices - 2014 Lecture Course Part of SS Module PY4P03 Dr. P. Stamenov School of Physics and CRANN, Trinity College, Dublin 2, Ireland Hilary Term, TCD 3 th of Feb 14 MOSFET Unmodified Channel

More information

EOTPR Customer Case Studies. EUFANET Workshop: Findings OPEN?

EOTPR Customer Case Studies. EUFANET Workshop: Findings OPEN? EOTPR Customer Case Studies EUFANET Workshop: Findings OPEN? OUTLINE o EOTPR introduction basic scheme o EOTPR OPEN customer case studies o Open on BGA trace (evaluation) o Open on embedded BGA trace o

More information

Picosecond Laser Stimulation status, applications & challenges

Picosecond Laser Stimulation status, applications & challenges Picosecond Laser Stimulation status, applications & challenges Vincent POUGET IMS, University of Bordeaux, Talence, France Laboratoire de l Intégration, du Matériau au Système CNRS UMR 5218 Outline Picosecond

More information

FUTURE PROSPECTS FOR CMOS ACTIVE PIXEL SENSORS

FUTURE PROSPECTS FOR CMOS ACTIVE PIXEL SENSORS FUTURE PROSPECTS FOR CMOS ACTIVE PIXEL SENSORS Dr. Eric R. Fossum Jet Propulsion Laboratory Dr. Philip H-S. Wong IBM Research 1995 IEEE Workshop on CCDs and Advanced Image Sensors April 21, 1995 CMOS APS

More information

Notes. (Subject Code: 7EC5)

Notes. (Subject Code: 7EC5) COMPUCOM INSTITUTE OF TECHNOLOGY & MANAGEMENT, JAIPUR (DEPARTMENT OF ELECTRONICS & COMMUNICATION) Notes VLSI DESIGN NOTES (Subject Code: 7EC5) Prepared By: MANVENDRA SINGH Class: B. Tech. IV Year, VII

More information

2.8 - CMOS TECHNOLOGY

2.8 - CMOS TECHNOLOGY CMOS Technology (6/7/00) Page 1 2.8 - CMOS TECHNOLOGY INTRODUCTION Objective The objective of this presentation is: 1.) Illustrate the fabrication sequence for a typical MOS transistor 2.) Show the physical

More information

Fault Site Localization Technique by Imaging with Nanoprobes

Fault Site Localization Technique by Imaging with Nanoprobes EDFAAO (2009) 2:16-22 1537-0755/$19.00 ASM International Fault Site Localization Fault Site Localization Technique by Imaging with Nanoprobes Takeshi Nokuo, JEOL Ltd., Japan Hitoshi Furuya, Fujitsu Microelectronics

More information

Functional Materials. Optoelectronic devices

Functional Materials. Optoelectronic devices Functional Materials Lecture 2: Optoelectronic materials and devices (inorganic). Photonic materials Optoelectronic devices Light-emitting diode (LED) displays Photodiode and Solar cell Photoconductive

More information

3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013

3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013 3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013 Dummy Gate-Assisted n-mosfet Layout for a Radiation-Tolerant Integrated Circuit Min Su Lee and Hee Chul Lee Abstract A dummy gate-assisted

More information

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline: ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline: Metal-Semiconductor Junctions MOSFET Basic Operation MOS Capacitor Things you should know when you leave Key Questions What is the

More information

CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs

CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs 1 CMOS Digital Integrated Circuits 3 rd Edition Categories of Materials Materials can be categorized into three main groups regarding their

More information

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. The lithographic process

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. The lithographic process Section 2: Lithography Jaeger Chapter 2 Litho Reader The lithographic process Photolithographic Process (a) (b) (c) (d) (e) (f) (g) Substrate covered with silicon dioxide barrier layer Positive photoresist

More information

Digital Integrated Circuits EECS 312

Digital Integrated Circuits EECS 312 14 12 10 8 6 Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP) 0 1950 1960 1970 1980

More information

64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array

64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array 64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array 69 64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array Roland Jäger and Christian Jung We have designed and fabricated

More information

Lecture 0: Introduction

Lecture 0: Introduction Lecture 0: Introduction Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): bucketloads! Complementary Metal Oxide Semiconductor Fast, cheap, low power

More information

Metal-Oxide-Silicon (MOS) devices PMOS. n-type

Metal-Oxide-Silicon (MOS) devices PMOS. n-type Metal-Oxide-Silicon (MOS devices Principle of MOS Field Effect Transistor transistor operation Metal (poly gate on oxide between source and drain Source and drain implants of opposite type to substrate.

More information

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. EE143 Ali Javey Slide 5-1

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. EE143 Ali Javey Slide 5-1 Section 2: Lithography Jaeger Chapter 2 Litho Reader EE143 Ali Javey Slide 5-1 The lithographic process EE143 Ali Javey Slide 5-2 Photolithographic Process (a) (b) (c) (d) (e) (f) (g) Substrate covered

More information

EE241 - Spring 2013 Advanced Digital Integrated Circuits. Announcements. Sign up for Piazza if you haven t already

EE241 - Spring 2013 Advanced Digital Integrated Circuits. Announcements. Sign up for Piazza if you haven t already EE241 - Spring 2013 Advanced Digital Integrated Circuits Lecture 2: Scaling Trends and Features of Modern Technologies Announcements Sign up for Piazza if you haven t already 2 1 Assigned Reading R.H.

More information

LEDs, Photodetectors and Solar Cells

LEDs, Photodetectors and Solar Cells LEDs, Photodetectors and Solar Cells Chapter 7 (Parker) ELEC 424 John Peeples Why the Interest in Photons? Answer: Momentum and Radiation High electrical current density destroys minute polysilicon and

More information

High Resolution Backside Imaging and Thermography using a Numerical Aperture Increasing Lens

High Resolution Backside Imaging and Thermography using a Numerical Aperture Increasing Lens High Resolution Backside Imaging and Thermography using a Numerical Aperture Increasing Lens Shawn A. Thorne, Steven B. Ippolito, Mesut G. Eraslan, Bennett B. Goldberg, and M. Selim Ünlü, Boston University,

More information

ATV 2011: Computer Engineering

ATV 2011: Computer Engineering ATV 2011: Technology Trends in Computer Engineering Professor Per Larsson-Edefors ATV 2011, L1, Per Larsson-Edefors Page 1 Solid-State Devices www.cse.chalmers.se/~perla/ugrad/ SemTech/Lectures_2000.pdf

More information

6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET

6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET 110 6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET An experimental study has been conducted on the design of fully depleted accumulation mode SOI (SIMOX) MOSFET with regard to hot carrier

More information

EFM Ec. a) Sketch the electrostatic potential inside the semiconductor as a function of position.

EFM Ec. a) Sketch the electrostatic potential inside the semiconductor as a function of position. 1.The energy band diagram for an ideal x o =.2um MOS-C operated at T=300K is shown below. Note that the applied gate voltage causes band bending in the semiconductor such that E F =E i at the Si-SiO2 interface.

More information

Luminous Equivalent of Radiation

Luminous Equivalent of Radiation Intensity vs λ Luminous Equivalent of Radiation When the spectral power (p(λ) for GaP-ZnO diode has a peak at 0.69µm) is combined with the eye-sensitivity curve a peak response at 0.65µm is obtained with

More information

VLSI Design. Introduction

VLSI Design. Introduction VLSI Design Introduction Outline Introduction Silicon, pn-junctions and transistors A Brief History Operation of MOS Transistors CMOS circuits Fabrication steps for CMOS circuits Introduction Integrated

More information

Semiconductor Memory: DRAM and SRAM. Department of Electrical and Computer Engineering, National University of Singapore

Semiconductor Memory: DRAM and SRAM. Department of Electrical and Computer Engineering, National University of Singapore Semiconductor Memory: DRAM and SRAM Outline Introduction Random Access Memory (RAM) DRAM SRAM Non-volatile memory UV EPROM EEPROM Flash memory SONOS memory QD memory Introduction Slow memories Magnetic

More information

PAPER SOLUTION_DECEMBER_2014_VLSI_DESIGN_ETRX_SEM_VII Prepared by Girish Gidaye

PAPER SOLUTION_DECEMBER_2014_VLSI_DESIGN_ETRX_SEM_VII Prepared by Girish Gidaye Q1a) The MOS System under External Bias Depending on the polarity and the magnitude of V G, three different operating regions can be observed for the MOS system: 1) Accumulation 2) Depletion 3) Inversion

More information

value of W max for the device. The at band voltage is -0.9 V. Problem 5: An Al-gate n-channel MOS capacitor has a doping of N a = cm ;3. The oxi

value of W max for the device. The at band voltage is -0.9 V. Problem 5: An Al-gate n-channel MOS capacitor has a doping of N a = cm ;3. The oxi Prof. Jasprit Singh Fall 2001 EECS 320 Homework 10 This homework is due on December 6 Problem 1: An n-type In 0:53 Ga 0:47 As epitaxial layer doped at 10 16 cm ;3 is to be used as a channel in a FET. A

More information

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag FABRICATION OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Overview of CMOS Fabrication Processes The CMOS Fabrication Process Flow Design Rules Reference: Uyemura, John P. "Introduction to

More information

Section 2: Lithography. Jaeger Chapter 2. EE143 Ali Javey Slide 5-1

Section 2: Lithography. Jaeger Chapter 2. EE143 Ali Javey Slide 5-1 Section 2: Lithography Jaeger Chapter 2 EE143 Ali Javey Slide 5-1 The lithographic process EE143 Ali Javey Slide 5-2 Photolithographic Process (a) (b) (c) (d) (e) (f) (g) Substrate covered with silicon

More information

SAMPLE SLIDES & COURSE OUTLINE. Core Competency In Semiconductor Technology: 2. FABRICATION. Dr. Theodore (Ted) Dellin

SAMPLE SLIDES & COURSE OUTLINE. Core Competency In Semiconductor Technology: 2. FABRICATION. Dr. Theodore (Ted) Dellin & Digging Deeper Devices, Fabrication & Reliability For More Info:.com or email Dellin@ieee.org SAMPLE SLIDES & COURSE OUTLINE In : 2. A Easy, Effective, of How Devices Are.. Recommended for everyone who

More information

Strip Detectors. Principal: Silicon strip detector. Ingrid--MariaGregor,SemiconductorsasParticleDetectors. metallization (Al) p +--strips

Strip Detectors. Principal: Silicon strip detector. Ingrid--MariaGregor,SemiconductorsasParticleDetectors. metallization (Al) p +--strips Strip Detectors First detector devices using the lithographic capabilities of microelectronics First Silicon detectors -- > strip detectors Can be found in all high energy physics experiments of the last

More information

photolithographic techniques (1). Molybdenum electrodes (50 nm thick) are deposited by

photolithographic techniques (1). Molybdenum electrodes (50 nm thick) are deposited by Supporting online material Materials and Methods Single-walled carbon nanotube (SWNT) devices are fabricated using standard photolithographic techniques (1). Molybdenum electrodes (50 nm thick) are deposited

More information

Department of Electrical Engineering IIT Madras

Department of Electrical Engineering IIT Madras Department of Electrical Engineering IIT Madras Sample Questions on Semiconductor Devices EE3 applicants who are interested to pursue their research in microelectronics devices area (fabrication and/or

More information

MOSFET & IC Basics - GATE Problems (Part - I)

MOSFET & IC Basics - GATE Problems (Part - I) MOSFET & IC Basics - GATE Problems (Part - I) 1. Channel current is reduced on application of a more positive voltage to the GATE of the depletion mode n channel MOSFET. (True/False) [GATE 1994: 1 Mark]

More information

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) 3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) Pei W. Ding, Kristel Fobelets Department of Electrical Engineering, Imperial College London, U.K. J. E. Velazquez-Perez

More information

Packaging Fault Isolation Using Lock-in Thermography

Packaging Fault Isolation Using Lock-in Thermography Packaging Fault Isolation Using Lock-in Thermography Edmund Wright 1, Tony DiBiase 2, Ted Lundquist 2, and Lawrence Wagner 3 1 Intersil Corporation; 2 DCG Systems, Inc.; 3 LWSN Consulting, Inc. Addressing

More information

Newer process technology (since 1999) includes :

Newer process technology (since 1999) includes : Newer process technology (since 1999) includes : copper metalization hi-k dielectrics for gate insulators si on insulator strained silicon lo-k dielectrics for interconnects Immersion lithography for masks

More information

Power FINFET, a Novel Superjunction Power MOSFET

Power FINFET, a Novel Superjunction Power MOSFET Power FINFET, a Novel Superjunction Power MOSFET Wai Tung Ng Smart Power Integration & Semiconductor Devices Research Group Department of Electrical and Computer Engineering Toronto, Ontario Canada, M5S

More information

Topic 3. CMOS Fabrication Process

Topic 3. CMOS Fabrication Process Topic 3 CMOS Fabrication Process Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Lecture 3-1 Layout of a Inverter

More information

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Unit 1 Basic MOS Technology Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Levels of Integration:- i) SSI:-

More information

Schottky Diode RF-Detector and Focused Ion Beam Post-Processing MURI Annual Review

Schottky Diode RF-Detector and Focused Ion Beam Post-Processing MURI Annual Review Schottky Diode RF-Detector and Focused Ion Beam Post-Processing MURI Annual Review Woochul Jeon, Todd Firestone, John Rodgers & John Melngailis University of Maryland. (consultations with Jake Baker Boise

More information

Chapter 2 : Semiconductor Materials & Devices (II) Feb

Chapter 2 : Semiconductor Materials & Devices (II) Feb Chapter 2 : Semiconductor Materials & Devices (II) 1 Reference 1. SemiconductorManufacturing Technology: Michael Quirk and Julian Serda (2001) 3. Microelectronic Circuits (5/e): Sedra & Smith (2004) 4.

More information

Lecture Notes 5 CMOS Image Sensor Device and Fabrication

Lecture Notes 5 CMOS Image Sensor Device and Fabrication Lecture Notes 5 CMOS Image Sensor Device and Fabrication CMOS image sensor fabrication technologies Pixel design and layout Imaging performance enhancement techniques Technology scaling, industry trends

More information

I DDQ Current Testing

I DDQ Current Testing I DDQ Current Testing Motivation Early 99 s Fabrication Line had 5 to defects per million (dpm) chips IBM wanted to get 3.4 defects per million (dpm) chips Conventional way to reduce defects: Increasing

More information

Chapter 3 Basics Semiconductor Devices and Processing

Chapter 3 Basics Semiconductor Devices and Processing Chapter 3 Basics Semiconductor Devices and Processing 1 Objectives Identify at least two semiconductor materials from the periodic table of elements List n-type and p-type dopants Describe a diode and

More information

Picosecond imaging circuit analysis

Picosecond imaging circuit analysis Picosecond imaging circuit analysis by J. C. Tsang J. A. Kash D. P. Vallett A newly developed optical method for noninvasively measuring the switching activity of operating CMOS integrated circuit chips

More information

Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics

Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1 Topics What is semiconductor Basic semiconductor devices Basics of IC processing CMOS technologies 2006/9/27 2 1 What is Semiconductor

More information

Session 10: Solid State Physics MOSFET

Session 10: Solid State Physics MOSFET Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)

More information

VLSI Design. Introduction

VLSI Design. Introduction Tassadaq Hussain VLSI Design Introduction Outcome of this course Problem Aims Objectives Outcomes Data Collection Theoretical Model Mathematical Model Validate Development Analysis and Observation Pseudo

More information

Effect of Aging on Power Integrity of Digital Integrated Circuits

Effect of Aging on Power Integrity of Digital Integrated Circuits Effect of Aging on Power Integrity of Digital Integrated Circuits A. Boyer, S. Ben Dhia Alexandre.boyer@laas.fr Sonia.bendhia@laas.fr 1 May 14 th, 2013 Introduction and context Long time operation Harsh

More information

Optical Amplifiers. Continued. Photonic Network By Dr. M H Zaidi

Optical Amplifiers. Continued. Photonic Network By Dr. M H Zaidi Optical Amplifiers Continued EDFA Multi Stage Designs 1st Active Stage Co-pumped 2nd Active Stage Counter-pumped Input Signal Er 3+ Doped Fiber Er 3+ Doped Fiber Output Signal Optical Isolator Optical

More information

Power MOSFET Zheng Yang (ERF 3017,

Power MOSFET Zheng Yang (ERF 3017, ECE442 Power Semiconductor Devices and Integrated Circuits Power MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Evolution of low-voltage (

More information

EE 410: Integrated Circuit Fabrication Laboratory

EE 410: Integrated Circuit Fabrication Laboratory EE 410: Integrated Circuit Fabrication Laboratory 1 EE 410: Integrated Circuit Fabrication Laboratory Web Site: Instructor: http://www.stanford.edu/class/ee410 https://ccnet.stanford.edu/ee410/ (on CCNET)

More information

Layout of a Inverter. Topic 3. CMOS Fabrication Process. The CMOS Process - photolithography (2) The CMOS Process - photolithography (1) v o.

Layout of a Inverter. Topic 3. CMOS Fabrication Process. The CMOS Process - photolithography (2) The CMOS Process - photolithography (1) v o. Layout of a Inverter Topic 3 CMOS Fabrication Process V DD Q p Peter Cheung Department of Electrical & Electronic Engineering Imperial College London v i v o Q n URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk

More information

IBM POWER7 Server 46J6702 IBM 45 nm Dual Stress Liner SOI CMOS Process with edram

IBM POWER7 Server 46J6702 IBM 45 nm Dual Stress Liner SOI CMOS Process with edram IBM POWER7 Server 46J6702 IBM 45 nm Dual Stress Liner SOI CMOS Process with edram Front End Process Analysis 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com

More information

When Failure Analysis Meets Side-Channel Attacks

When Failure Analysis Meets Side-Channel Attacks When Failure Analysis Meets Side-Channel Attacks Jérôme DI-BATTISTA (THALES), Jean-Christophe COURREGE (THALES), Bruno ROUZEYRE (LIRMM), Lionel TORRES (LIRMM), Philippe PERDU (CNES) Outline Introduction

More information

Solid State Device Fundamentals

Solid State Device Fundamentals Solid State Device Fundamentals 4.4. Field Effect Transistor (MOSFET) ENS 463 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 4N101b 1 Field-effect transistor (FET)

More information

Tunneling Field Effect Transistors for Low Power ULSI

Tunneling Field Effect Transistors for Low Power ULSI Tunneling Field Effect Transistors for Low Power ULSI Byung-Gook Park Inter-university Semiconductor Research Center and School of Electrical and Computer Engineering Seoul National University Outline

More information

Body-Biased Complementary Logic Implemented Using AlN Piezoelectric MEMS Switches

Body-Biased Complementary Logic Implemented Using AlN Piezoelectric MEMS Switches University of Pennsylvania From the SelectedWorks of Nipun Sinha 29 Body-Biased Complementary Logic Implemented Using AlN Piezoelectric MEMS Switches Nipun Sinha, University of Pennsylvania Timothy S.

More information

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices Anri Nakajima Research Center for Nanodevices and Systems, Hiroshima University 1-4-2 Kagamiyama, Higashi-Hiroshima,

More information

SILICON NANOWIRE HYBRID PHOTOVOLTAICS

SILICON NANOWIRE HYBRID PHOTOVOLTAICS SILICON NANOWIRE HYBRID PHOTOVOLTAICS Erik C. Garnett, Craig Peters, Mark Brongersma, Yi Cui and Mike McGehee Stanford Univeristy, Department of Materials Science, Stanford, CA, USA ABSTRACT Silicon nanowire

More information

+1 (479)

+1 (479) Introduction to VLSI Design http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Invention of the Transistor Vacuum tubes ruled in first half of 20th century Large, expensive, power-hungry, unreliable

More information

Customized probe card for on wafer testing of AlGaN/GaN power transistors

Customized probe card for on wafer testing of AlGaN/GaN power transistors Customized probe card for on wafer testing of AlGaN/GaN power transistors R. Venegas 1, K. Armendariz 2, N. Ronchi 1 1 imec, 2 Celadon Systems Inc. Presented by Bryan Root 2 Outline Introduction GaN for

More information

T-series and U-series IGBT Modules (600 V)

T-series and U-series IGBT Modules (600 V) T-series and U-series IGBT Modules (6 V) Seiji Momota Syuuji Miyashita Hiroki Wakimoto 1. Introduction The IGBT (insulated gate bipolar transistor) module is the most popular power device in power electronics

More information

APPLICATION TRAINING GUIDE

APPLICATION TRAINING GUIDE APPLICATION TRAINING GUIDE Basic Semiconductor Theory Semiconductor is an appropriate name for the device because it perfectly describes the material from which it's made -- not quite a conductor, and

More information

Silicon on Insulator (SOI) Spring 2018 EE 532 Tao Chen

Silicon on Insulator (SOI) Spring 2018 EE 532 Tao Chen Silicon on Insulator (SOI) Spring 2018 EE 532 Tao Chen What is Silicon on Insulator (SOI)? SOI silicon on insulator, refers to placing a thin layer of silicon on top of an insulator such as SiO2. The devices

More information

on-chip Design for LAr Front-end Readout

on-chip Design for LAr Front-end Readout Silicon-on on-sapphire (SOS) Technology and the Link-on on-chip Design for LAr Front-end Readout Ping Gui, Jingbo Ye, Ryszard Stroynowski Department of Electrical Engineering Physics Department Southern

More information

FinFET vs. FD-SOI Key Advantages & Disadvantages

FinFET vs. FD-SOI Key Advantages & Disadvantages FinFET vs. FD-SOI Key Advantages & Disadvantages Amiad Conley Technical Marketing Manager Process Diagnostics & Control, Applied Materials ChipEx-2014, Apr 2014 1 Moore s Law The number of transistors

More information

Photolithography I ( Part 1 )

Photolithography I ( Part 1 ) 1 Photolithography I ( Part 1 ) Chapter 13 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Bjørn-Ove Fimland, Department of Electronics and Telecommunication, Norwegian University of Science

More information

Customized probe card for on-wafer testing of AlGaN/GaN power transistors

Customized probe card for on-wafer testing of AlGaN/GaN power transistors Customized probe card for on-wafer testing of AlGaN/GaN power transistors R. Venegas 1, K. Armendariz 2, N. Ronchi 1 1 imec, 2 Celadon Systems Inc. Outline Introduction GaN for power switching applications

More information

Semiconductor Lasers Semiconductors were originally pumped by lasers or e-beams First diode types developed in 1962: Create a pn junction in

Semiconductor Lasers Semiconductors were originally pumped by lasers or e-beams First diode types developed in 1962: Create a pn junction in Semiconductor Lasers Semiconductors were originally pumped by lasers or e-beams First diode types developed in 1962: Create a pn junction in semiconductor material Pumped now with high current density

More information

Jan Bogaerts imec

Jan Bogaerts imec imec 2007 1 Radiometric Performance Enhancement of APS 3 rd Microelectronic Presentation Days, Estec, March 7-8, 2007 Outline Introduction Backside illuminated APS detector Approach CMOS APS (readout)

More information

Students: Yifan Jiang (Research Assistant) Siyang Liu (Visiting Scholar)

Students: Yifan Jiang (Research Assistant) Siyang Liu (Visiting Scholar) Y9.FS1.1: SiC Power Devices for SST Applications Project Leader: Faculty: Dr. Jayant Baliga Dr. Alex Huang Students: Yifan Jiang (Research Assistant) Siyang Liu (Visiting Scholar) 1. Project Goals (a)

More information

MoS 2 nanosheet phototransistors with thicknessmodulated

MoS 2 nanosheet phototransistors with thicknessmodulated Supporting Information MoS 2 nanosheet phototransistors with thicknessmodulated optical energy gap Hee Sung Lee, Sung-Wook Min, Youn-Gyung Chang, Park Min Kyu, Taewook Nam, # Hyungjun Kim, # Jae Hoon Kim,

More information

Fundamentals of CMOS Image Sensors

Fundamentals of CMOS Image Sensors CHAPTER 2 Fundamentals of CMOS Image Sensors Mixed-Signal IC Design for Image Sensor 2-1 Outline Photoelectric Effect Photodetectors CMOS Image Sensor(CIS) Array Architecture CIS Peripherals Design Considerations

More information

Design cycle for MEMS

Design cycle for MEMS Design cycle for MEMS Design cycle for ICs IC Process Selection nmos CMOS BiCMOS ECL for logic for I/O and driver circuit for critical high speed parts of the system The Real Estate of a Wafer MOS Transistor

More information

Lecture 020 ECE4430 Review II (1/5/04) Page 020-1

Lecture 020 ECE4430 Review II (1/5/04) Page 020-1 Lecture 020 ECE4430 Review II (1/5/04) Page 020-1 LECTURE 020 ECE 4430 REVIEW II (READING: GHLM - Chap. 2) Objective The objective of this presentation is: 1.) Identify the prerequisite material as taught

More information