MoS 2 nanosheet phototransistors with thicknessmodulated
|
|
- Harriet Jordan
- 5 years ago
- Views:
Transcription
1 Supporting Information MoS 2 nanosheet phototransistors with thicknessmodulated optical energy gap Hee Sung Lee, Sung-Wook Min, Youn-Gyung Chang, Park Min Kyu, Taewook Nam, # Hyungjun Kim, # Jae Hoon Kim, Sunmin Ryu and Seongil Im*, Institute of Physics and Applied Physics, Yonsei University, Seoul , Korea Department of Applied Chemistry, Kyung Hee University, Yongin, Gyeonggi , Korea # School of Electrical and Electronic Engineering, Yonsei University, Seoul, , Korea *Tel.: , fax: , semicon@yonsei.ac.kr
2 Materials and methods Exfoliation and characterization of MoS 2 We prepared single- and a few-layer MoS 2 nanosheets from bulk MoS 2 (SPI supplies, natural molybdenite) on 285 nm SiO 2 on p ++ -doped silicon substrate by using a standard micromechanical exfoliation scotch tape method. Our MoS 2 nanosheet flakes were as sizable as ~10 µm in one side, so that a long 5 µm channel was possible in our device (W/L ratio was ~1). We have previously found that the total layer number of MoS 2 nanosheet can be conjectured by optical microscope observation while it is then clearly identified by Raman spectroscopy. Top-gate MoS 2 -based FET fabrication We made source (S) and drain (D) electrodes using photo-lithography and lift-off processes. First, we coated the lift-off layer (LOL 2000: Micro Chem) and photo-resist (PR) layers by spin casting. Then the substrate was exposed to ultraviolet (UV) light with photomask for our S/D electrode pattern. After developing patterns, we first deposited a 50 nmthick Au for S/D electrodes by DC sputtering system. The lift-off process was done with acetone and LOL remover. As a high-κ dielectric, 50 nm-thick Al 2 O 3 layers were deposited by atomic layer deposition (ALD; ForAll Co., Ozone100A) at a temperature of 150. Finally, we made top-gate pattern with 50 nm-thick ITO through the photo lithography, DC sputtering and lift-off processes. Electrical and Photoelectric Characterization All current-voltage (I V) and photoelectric properties of our MoS 2 transistors were measured using a semiconductor parameter analyzer (HP 4155C, Agilent Technologies) and
3 the photo-electric probing system that consists of a light source of 500 W Hg(Xe) arc lamp, a gratings monochromator covering the spectral range of nm, and an optical fiber (core diameter of 200 µ m), delivering individual monochromatic light with an average illumination intensity of 0.1 mw cm -2.
4 Figure S1. Optical microscope images of exfoliated (a) double- and (b) triple-layer MoS 2 flakes. Source/Drain/Gate-patterned images of our top-gate transistors with (c) double- and (d) triple-layer MoS 2 nanosheets. For the channels of (c) and (d) transistors, we used the MoS 2 flakes of (a) and (b), respectively.
5 Figure S2. Photo-induced transfer curves obtained from transparent top-gate nanosheet transistors with (a) single-layer, (b) double-layer, and (c) triple-layer MoS 2, on which more than 50 serial wavelength photons were applied ranging from low 1.2 ev to high 2 ev in energy. Based on the series of photo-induced transfer characteristics, we measured the series of photo-induced threshold voltage shift V th (ε) and plotted Q eff (ε) [= C ox V th (ε)] with respect to the photon energy, ε. Quite abrupt voltage shift V th was observed at the onset of the energy band gap, due to the band-to-band light absorption. Experimental details are provided in Fig. S3.
6 Figure S3. (a) Photo-electric probing system to measure the optical energy gap (E g ) of MoS 2 -layer channel of our top-gate transistors. Hg(Xe) arc lamp, optical filters, gratings monochromator, and optical fiber (200µm diameter) were used to deliver the monochromatic light with an average intensity of 0.1 mw cm -2. (b) Band diagram of single-, double-, and triple-layer MoS 2 under a gate bias for charge accumulation. (c) Illustration of V th shift under the photons of different energies over E g.
7 Figure S4. The voltage transfer curves of the double-layer MoS 2 -based resistive-type inverter with serially connected 22 MΩ resistor. The respective supply voltages (V DD ) of 0.5, 1, 2, and 3 V were provided. The inset curves show the voltage gain values.
8 Figure S5. (a) Photo-induced voltage transfer curves of a resistive-type photo-inverter with single-layer MoS 2 transistor and serially connected 22 MΩ resistor. (b) Voltage dynamics of the resistive-type photo-inverter under monochromatic green and UV lights. Acknowledgement The authors acknowledge the financial support from NRF (NRL program, No ), BK21 Project. H. S. Lee acknowledges the tuition support from the LOTTE fellowship. J. H. Kim acknowledges the financial support from NRF (program No ).
Supporting Information. Air-stable surface charge transfer doping of MoS 2 by benzyl viologen
Supporting Information Air-stable surface charge transfer doping of MoS 2 by benzyl viologen Daisuke Kiriya,,ǁ, Mahmut Tosun,,ǁ, Peida Zhao,,ǁ, Jeong Seuk Kang, and Ali Javey,,ǁ,* Electrical Engineering
More informationEnd-of-line Standard Substrates For the Characterization of organic
FRAUNHOFER INSTITUTe FoR Photonic Microsystems IPMS End-of-line Standard Substrates For the Characterization of organic semiconductor Materials Over the last few years, organic electronics have become
More informationSolid State Device Fundamentals
Solid State Device Fundamentals 4.4. Field Effect Transistor (MOSFET) ENS 463 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 4N101b 1 Field-effect transistor (FET)
More informationINTRODUCTION: Basic operating principle of a MOSFET:
INTRODUCTION: Along with the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available whose Gate input is electrically insulated from the main current carrying
More informationSemiconductor Physics and Devices
Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because
More informationphotolithographic techniques (1). Molybdenum electrodes (50 nm thick) are deposited by
Supporting online material Materials and Methods Single-walled carbon nanotube (SWNT) devices are fabricated using standard photolithographic techniques (1). Molybdenum electrodes (50 nm thick) are deposited
More informationMOSFET & IC Basics - GATE Problems (Part - I)
MOSFET & IC Basics - GATE Problems (Part - I) 1. Channel current is reduced on application of a more positive voltage to the GATE of the depletion mode n channel MOSFET. (True/False) [GATE 1994: 1 Mark]
More informationDepartment of Electrical Engineering IIT Madras
Department of Electrical Engineering IIT Madras Sample Questions on Semiconductor Devices EE3 applicants who are interested to pursue their research in microelectronics devices area (fabrication and/or
More informationTransparent p-type SnO Nanowires with Unprecedented Hole Mobility among Oxide Semiconductors
Supplementary Information Transparent p-type SnO Nanowires with Unprecedented Hole Mobility among Oxide Semiconductors J. A. Caraveo-Frescas and H. N. Alshareef* Materials Science and Engineering, King
More informationSupporting Information. Vertical Graphene-Base Hot-Electron Transistor
Supporting Information Vertical Graphene-Base Hot-Electron Transistor Caifu Zeng, Emil B. Song, Minsheng Wang, Sejoon Lee, Carlos M. Torres Jr., Jianshi Tang, Bruce H. Weiller, and Kang L. Wang Department
More informationSupplementary Information
Supplementary Information Wireless thin film transistor based on micro magnetic induction coupling antenna Byoung Ok Jun 1, Gwang Jun Lee 1, Jong Gu Kang 1,2, Seung Uk Kim 1, Ji Woong Choi 1, Seung Nam
More informationEE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 7-1 Simplest Model of MOSFET (from EE16B) 7-2 CMOS Inverter 7-3 CMOS NAND
More informationLow-power carbon nanotube-based integrated circuits that can be transferred to biological surfaces
SUPPLEMENTARY INFORMATION Articles https://doi.org/10.1038/s41928-018-0056-6 In the format provided by the authors and unedited. Low-power carbon nanotube-based integrated circuits that can be transferred
More informationExperiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#:
Experiment 3 3 MOSFET Drain Current Modeling 3.1 Summary In this experiment I D vs. V DS and I D vs. V GS characteristics are measured for a silicon MOSFET, and are used to determine the parameters necessary
More informationDepletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET
Ch. 13 MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor : I D D-mode E-mode V g The gate oxide is made of dielectric SiO 2 with e = 3.9 Depletion-mode operation ( 공핍형 ): Using an input gate voltage
More informationECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices
ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5950 Simple Transistor
More informationGigahertz Ambipolar Frequency Multiplier Based on Cvd Graphene
Gigahertz Ambipolar Frequency Multiplier Based on Cvd Graphene The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published
More informationSupplementary Materials for
www.sciencemag.org/cgi/content/full/science.1234855/dc1 Supplementary Materials for Taxel-Addressable Matrix of Vertical-Nanowire Piezotronic Transistors for Active/Adaptive Tactile Imaging Wenzhuo Wu,
More informationEXPERIMENT # 1: REVERSE ENGINEERING OF INTEGRATED CIRCUITS Week of 1/17/05
EXPERIMENT # 1: REVERSE ENGINEERING OF INTEGRATED CIRCUITS Week of 1/17/5 Experiment #1: Reading: Reverse engineering of integrated circuits Jaeger 9.2: MOS transistor layout and design rules HP4145 basics:
More informationGraphene electro-optic modulator with 30 GHz bandwidth
Graphene electro-optic modulator with 30 GHz bandwidth Christopher T. Phare 1, Yoon-Ho Daniel Lee 1, Jaime Cardenas 1, and Michal Lipson 1,2,* 1School of Electrical and Computer Engineering, Cornell University,
More informationDegradation analysis in asymmetric sampled grating distributed feedback laser diodes
Microelectronics Journal 8 (7) 74 74 www.elsevier.com/locate/mejo Degradation analysis in asymmetric sampled grating distributed feedback laser diodes Han Sung Joo, Sang-Wan Ryu, Jeha Kim, Ilgu Yun Semiconductor
More informationTopic 3. CMOS Fabrication Process
Topic 3 CMOS Fabrication Process Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Lecture 3-1 Layout of a Inverter
More informationSupplementary Materials for
advances.sciencemag.org/cgi/content/full/2/6/e1501326/dc1 Supplementary Materials for Organic core-sheath nanowire artificial synapses with femtojoule energy consumption Wentao Xu, Sung-Yong Min, Hyunsang
More informationImproving the Collection Efficiency of Raman Scattering
PERFORMANCE Unparalleled signal-to-noise ratio with diffraction-limited spectral and imaging resolution Deep-cooled CCD with excelon sensor technology Aberration-free optical design for uniform high resolution
More informationReconfigurable Complementary Monolayer MoTe2. Field-Effect Transistors for Integrated Circuits. Supporting Information
Reconfigurable Complementary Monolayer MoTe2 Field-Effect Transistors for Integrated Circuits Supporting Information Stefano Larentis, Babak Fallahazad, Hema C. P. Movva, Kyounghwan Kim, Amritesh Rai,
More informationThree Terminal Devices
Three Terminal Devices - field effect transistor (FET) - bipolar junction transistor (BJT) - foundation on which modern electronics is built - active devices - devices described completely by considering
More informationOrganic Electronics. Information: Information: 0331a/ 0442/
Organic Electronics (Course Number 300442 ) Spring 2006 Organic Field Effect Transistors Instructor: Dr. Dietmar Knipp Information: Information: http://www.faculty.iubremen.de/course/c30 http://www.faculty.iubremen.de/course/c30
More informationSupplementary Figure 1 Schematic illustration of fabrication procedure of MoS2/h- BN/graphene heterostructures. a, c d Supplementary Figure 2
Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS 2 /hon a 300- BN/graphene heterostructures. a, CVD-grown b, Graphene was patterned into graphene strips by oxygen monolayer
More information3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)
3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) Pei W. Ding, Kristel Fobelets Department of Electrical Engineering, Imperial College London, U.K. J. E. Velazquez-Perez
More informationSUPPLEMENTARY INFORMATION
In the format provided by the authors and unedited. Photon-triggered nanowire transistors Jungkil Kim, Hoo-Cheol Lee, Kyoung-Ho Kim, Min-Soo Hwang, Jin-Sung Park, Jung Min Lee, Jae-Pil So, Jae-Hyuck Choi,
More informationSUPPLEMENTARY INFORMATION
SUPPLEMENTARY INFORMATION doi: 1.138/nphoton.211.25 Efficient Photovoltage Multiplication in Carbon Nanotubes Leijing Yang 1,2,3+, Sheng Wang 1,2+, Qingsheng Zeng, 1,2, Zhiyong Zhang 1,2, Tian Pei 1,2,
More informationSUPPLEMENTARY INFORMATION
A fast, high endurance and scalable non-volatile memory device made from asymmetric Ta 2 O 5-x /TaO 2-x bilayer structures Myoung-Jae Lee 1, Chang Bum Lee 1, Dongsoo Lee 1, Seung Ryul Lee 1, Man Chang
More informationPerformance advancement of High-K dielectric MOSFET
Performance advancement of High-K dielectric MOSFET Neha Thapa 1 Lalit Maurya 2 Er. Rajesh Mehra 3 M.E. Student M.E. Student Associate Prof. ECE NITTTR, Chandigarh NITTTR, Chandigarh NITTTR, Chandigarh
More informationFabrication and Characterization of Pseudo-MOSFETs
Fabrication and Characterization of Pseudo-MOSFETs March 19, 2014 Contents 1 Introduction 2 2 The pseudo-mosfet 3 3 Device Fabrication 5 4 Electrical Measurement and Characterization 7 5 Writing your Report
More informationMSE 410/ECE 340: Electrical Properties of Materials Fall 2016 Micron School of Materials Science and Engineering Boise State University
MSE 410/ECE 340: Electrical Properties of Materials Fall 2016 Micron School of Materials Science and Engineering Boise State University Practice Final Exam 1 Read the questions carefully Label all figures
More informationSupporting Information
Supporting Information Fabrication of High-Performance Ultrathin In 2 O 3 Film Field-Effect Transistors and Biosensors Using Chemical Lift-Off Lithography Jaemyung Kim,,,# You Seung Rim,,,# Huajun Chen,,
More informationECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:
ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline: Metal-Semiconductor Junctions MOSFET Basic Operation MOS Capacitor Things you should know when you leave Key Questions What is the
More informationHigh-Speed Scalable Silicon-MoS 2 P-N Heterojunction Photodetectors
High-Speed Scalable Silicon-MoS 2 P-N Heterojunction Photodetectors Veerendra Dhyani 1, and Samaresh Das 1* 1 Centre for Applied Research in Electronics, Indian Institute of Technology Delhi, New Delhi-110016,
More informationSupporting Information. Epitaxially Aligned Cuprous Oxide Nanowires for All-Oxide, Single-Wire Solar Cells
Supporting Information Epitaxially Aligned Cuprous Oxide Nanowires for All-Oxide, Single-Wire Solar Cells Sarah Brittman, 1,2 Youngdong Yoo, 1 Neil P. Dasgupta, 1,3 Si-in Kim, 4 Bongsoo Kim, 4 and Peidong
More informationChristian Boit TUB Berlin University of Technology Sect. Semiconductor Devices. 1
Semiconductor Device & Analysis Center Berlin University of Technology Christian Boit TUB Berlin University of Technology Sect. Semiconductor Devices Christian.Boit@TU-Berlin.DE 1 Semiconductor Device
More informationField-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;
Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known
More informationin hbn encapsulated graphene devices
Tunability of 1/f noise at multiple Dirac cones in hbn encapsulated graphene devices Chandan Kumar,, Manabendra Kuiri,, Jeil Jung, Tanmoy Das, and Anindya Das, Department of Physics, Indian Institute of
More informationA continuous-wave Raman silicon laser
A continuous-wave Raman silicon laser Haisheng Rong, Richard Jones,.. - Intel Corporation Ultrafast Terahertz nanoelectronics Lab Jae-seok Kim 1 Contents 1. Abstract 2. Background I. Raman scattering II.
More informationproblem grade total
Fall 2005 6.012 Microelectronic Devices and Circuits Prof. J. A. del Alamo Name: Recitation: November 16, 2005 Quiz #2 problem grade 1 2 3 4 total General guidelines (please read carefully before starting):
More informationIntegrated High Speed VCSELs for Bi-Directional Optical Interconnects
Integrated High Speed VCSELs for Bi-Directional Optical Interconnects Volodymyr Lysak, Ki Soo Chang, Y ong Tak Lee (GIST, 1, Oryong-dong, Buk-gu, Gwangju 500-712, Korea, T el: +82-62-970-3129, Fax: +82-62-970-3128,
More informationNewer process technology (since 1999) includes :
Newer process technology (since 1999) includes : copper metalization hi-k dielectrics for gate insulators si on insulator strained silicon lo-k dielectrics for interconnects Immersion lithography for masks
More informationContribution of Gate Induced Drain Leakage to Overall Leakage and Yield Loss in Digital submicron VLSI Circuits
Contribution of Gate Induced Drain Leakage to Overall Leakage and Yield Loss in Digital submicron VLSI Circuits Oleg Semenov, Andrzej Pradzynski * and Manoj Sachdev Dept. of Electrical and Computer Engineering,
More informationSUPPLEMENTARY INFORMATION
SUPPLEMENTARY INFORMATION Dopant profiling and surface analysis of silicon nanowires using capacitance-voltage measurements Erik C. Garnett 1, Yu-Chih Tseng 4, Devesh Khanal 2,3, Junqiao Wu 2,3, Jeffrey
More informationPhotolithography I ( Part 1 )
1 Photolithography I ( Part 1 ) Chapter 13 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Bjørn-Ove Fimland, Department of Electronics and Telecommunication, Norwegian University of Science
More informationAtomic-layer deposition of ultrathin gate dielectrics and Si new functional devices
Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices Anri Nakajima Research Center for Nanodevices and Systems, Hiroshima University 1-4-2 Kagamiyama, Higashi-Hiroshima,
More informationSimulation of silicon based thin-film solar cells. Copyright Crosslight Software Inc.
Simulation of silicon based thin-film solar cells Copyright 1995-2008 Crosslight Software Inc. www.crosslight.com 1 Contents 2 Introduction Physical models & quantum tunneling Material properties Modeling
More informationFlexible IGZO TFTs deposited on PET substrates using magnetron radio frequency co-sputtering system
The 2012 World Congress on Advances in Civil, Environmental, and Materials Research (ACEM 12) Seoul, Korea, August 26-30, 2012 Flexible IGZO TFTs deposited on PET substrates using magnetron radio frequency
More informationCCD Analogy BUCKETS (PIXELS) HORIZONTAL CONVEYOR BELT (SERIAL REGISTER) VERTICAL CONVEYOR BELTS (CCD COLUMNS) RAIN (PHOTONS)
CCD Analogy RAIN (PHOTONS) VERTICAL CONVEYOR BELTS (CCD COLUMNS) BUCKETS (PIXELS) HORIZONTAL CONVEYOR BELT (SERIAL REGISTER) MEASURING CYLINDER (OUTPUT AMPLIFIER) Exposure finished, buckets now contain
More informationMICRO AND NANOPROCESSING TECHNOLOGIES
MICRO AND NANOPROCESSING TECHNOLOGIES LECTURE 4 Optical lithography Concepts and processes Lithography systems Fundamental limitations and other issues Photoresists Photolithography process Process parameter
More informationPhE102-VASE. PHE102 Variable Angle Spectroscopic Ellipsometer. Angstrom Advanced Inc. Angstrom Advanced. Angstrom Advanced
Angstrom Advanced PhE102-VASE PHE102 Variable Angle Spectroscopic Ellipsometer Angstrom Advanced Instruments for Thin Film and Semiconductor Applications sales@angstromadvanced.com www.angstromadvanced.com
More informationLayout of a Inverter. Topic 3. CMOS Fabrication Process. The CMOS Process - photolithography (2) The CMOS Process - photolithography (1) v o.
Layout of a Inverter Topic 3 CMOS Fabrication Process V DD Q p Peter Cheung Department of Electrical & Electronic Engineering Imperial College London v i v o Q n URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk
More informationSwitchable reflective lens based on cholesteric liquid crystal
Switchable reflective lens based on cholesteric liquid crystal Jae-Ho Lee, 1,3 Ji-Ho Beak, 2,3 Youngsik Kim, 2 You-Jin Lee, 1 Jae-Hoon Kim, 1,2 and Chang-Jae Yu 1,2,* 1 Department of Electronic Engineering,
More informationFabrication and Characterization of Pseudo-MOSFETs
Fabrication and Characterization of Pseudo-MOSFETs as part of the lab course condensed matter physics Summer Term 2016 April 20, 2016 Contents 1 Introduction 2 1.1 short-channel effects (SCE).....................
More informationINTRODUCTION TO MOS TECHNOLOGY
INTRODUCTION TO MOS TECHNOLOGY 1. The MOS transistor The most basic element in the design of a large scale integrated circuit is the transistor. For the processes we will discuss, the type of transistor
More informationQuantum Efficiency Measurement System with Internal Quantum Efficiency Upgrade
Quantum Efficiency Measurement System with Internal Quantum Efficiency Upgrade QE / IPCE SYSTEM Upgraded with Advanced Features Includes IV Testing, Spectral Response, Quantum Efficiency System/ IPCE System
More informationNanoimprint lithography with a focused laser beam for the fabrication of micro-/nano-hybrid patterns
Supplementary Material (ESI) for Lab on a Chip This journal is The Royal Society of Chemistry 20XX Nanoimprint lithography with a focused laser beam for the fabrication of micro-/nano-hybrid patterns Hyungjun
More information3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013
3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013 Dummy Gate-Assisted n-mosfet Layout for a Radiation-Tolerant Integrated Circuit Min Su Lee and Hee Chul Lee Abstract A dummy gate-assisted
More informationFuture MOSFET Devices using high-k (TiO 2 ) dielectric
Future MOSFET Devices using high-k (TiO 2 ) dielectric Prerna Guru Jambheshwar University, G.J.U.S. & T., Hisar, Haryana, India, prernaa.29@gmail.com Abstract: In this paper, an 80nm NMOS with high-k (TiO
More informationSupplementary information for Stretchable photonic crystal cavity with
Supplementary information for Stretchable photonic crystal cavity with wide frequency tunability Chun L. Yu, 1,, Hyunwoo Kim, 1, Nathalie de Leon, 1,2 Ian W. Frank, 3 Jacob T. Robinson, 1,! Murray McCutcheon,
More informationNd:YSO resonator array Transmission spectrum (a. u.) Supplementary Figure 1. An array of nano-beam resonators fabricated in Nd:YSO.
a Nd:YSO resonator array µm Transmission spectrum (a. u.) b 4 F3/2-4I9/2 25 2 5 5 875 88 λ(nm) 885 Supplementary Figure. An array of nano-beam resonators fabricated in Nd:YSO. (a) Scanning electron microscope
More informationParylene-Based Double-Layer Gate Dielectrics for
Supporting Information Parylene-Based Double-Layer Gate Dielectrics for Organic Field-Effect Transistors Hyunjin Park, Hyungju Ahn, Jimin Kwon, Seongju Kim, and Sungjune Jung *,, Department of Electrical
More informationUVISEL. Spectroscopic Phase Modulated Ellipsometer. The Ideal Tool for Thin Film and Material Characterization
UVISEL Spectroscopic Phase Modulated Ellipsometer The Ideal Tool for Thin Film and Material Characterization High Precision Research Spectroscopic Ellipsometer The UVISEL ellipsometer offers the best combination
More informationNanoscale Systems for Opto-Electronics
Nanoscale Systems for Opto-Electronics 675 PL intensity [arb. units] 700 Wavelength [nm] 650 625 600 5µm 1.80 1.85 1.90 1.95 Energy [ev] 2.00 2.05 1 Nanoscale Systems for Opto-Electronics Lecture 5 Interaction
More informationMicro-sensors - what happens when you make "classical" devices "small": MEMS devices and integrated bolometric IR detectors
Micro-sensors - what happens when you make "classical" devices "small": MEMS devices and integrated bolometric IR detectors Dean P. Neikirk 1 MURI bio-ir sensors kick-off 6/16/98 Where are the targets
More informationMonolithically integrated InGaAs nanowires on 3D. structured silicon-on-insulator as a new platform for. full optical links
Monolithically integrated InGaAs nanowires on 3D structured silicon-on-insulator as a new platform for full optical links Hyunseok Kim 1, Alan C. Farrell 1, Pradeep Senanayake 1, Wook-Jae Lee 1,* & Diana.
More informationvalue of W max for the device. The at band voltage is -0.9 V. Problem 5: An Al-gate n-channel MOS capacitor has a doping of N a = cm ;3. The oxi
Prof. Jasprit Singh Fall 2001 EECS 320 Homework 10 This homework is due on December 6 Problem 1: An n-type In 0:53 Ga 0:47 As epitaxial layer doped at 10 16 cm ;3 is to be used as a channel in a FET. A
More informationOriel Flood Exposure Sources
218 Oriel Flood Exposure Sources High intensity outputs CALIBRATION SOURCES Highly uniform, large collimated beams Efficient out of band rejection Timed exposures DEUTERIUM SOURCES ARC SOURCES INCANDESCENT
More informationAnalog Synaptic Behavior of a Silicon Nitride Memristor
Supporting Information Analog Synaptic Behavior of a Silicon Nitride Memristor Sungjun Kim, *, Hyungjin Kim, Sungmin Hwang, Min-Hwi Kim, Yao-Feng Chang,, and Byung-Gook Park *, Inter-university Semiconductor
More information4.1.2 InAs nanowire circuits fabricated by field-assisted selfassembly on a host substrate
22 Annual Report 2010 - Solid-State Electronics Department 4.1.2 InAs nanowire circuits fabricated by field-assisted selfassembly on a host substrate Student Scientist in collaboration with R. Richter
More informationSection 2: Lithography. Jaeger Chapter 2. EE143 Ali Javey Slide 5-1
Section 2: Lithography Jaeger Chapter 2 EE143 Ali Javey Slide 5-1 The lithographic process EE143 Ali Javey Slide 5-2 Photolithographic Process (a) (b) (c) (d) (e) (f) (g) Substrate covered with silicon
More informationSection 2: Lithography. Jaeger Chapter 2 Litho Reader. The lithographic process
Section 2: Lithography Jaeger Chapter 2 Litho Reader The lithographic process Photolithographic Process (a) (b) (c) (d) (e) (f) (g) Substrate covered with silicon dioxide barrier layer Positive photoresist
More informationThis writeup is adapted from Fall 2002, final project report for by Robert Winsor.
Optical Waveguides in Andreas G. Andreou This writeup is adapted from Fall 2002, final project report for 520.773 by Robert Winsor. September, 2003 ABSTRACT This lab course is intended to give students
More informationFabrication and Characterization of Pseudo-MOSFETs
Fabrication and Characterization of Pseudo-MOSFETs Joachim Knoch February 8, 2010 Contents 1 Introduction 2 2 The pseudo-mosfet 3 3 Device Fabrication 5 4 Electrical Measurement and Characterization 8
More informationLecture 18: Photodetectors
Lecture 18: Photodetectors Contents 1 Introduction 1 2 Photodetector principle 2 3 Photoconductor 4 4 Photodiodes 6 4.1 Heterojunction photodiode.................... 8 4.2 Metal-semiconductor photodiode................
More informationFabrication of a submicron patterned using an electrospun single fiber as mask. Author(s)Ishii, Yuya; Sakai, Heisuke; Murata,
JAIST Reposi https://dspace.j Title Fabrication of a submicron patterned using an electrospun single fiber as mask Author(s)Ishii, Yuya; Sakai, Heisuke; Murata, Citation Thin Solid Films, 518(2): 647-650
More informationSection 2: Lithography. Jaeger Chapter 2 Litho Reader. EE143 Ali Javey Slide 5-1
Section 2: Lithography Jaeger Chapter 2 Litho Reader EE143 Ali Javey Slide 5-1 The lithographic process EE143 Ali Javey Slide 5-2 Photolithographic Process (a) (b) (c) (d) (e) (f) (g) Substrate covered
More informationDynamics of Charge Carriers in Silicon Nanowire Photoconductors Revealed by Photo Hall. Effect Measurements. (Supporting Information)
Dynamics of Charge Carriers in Silicon Nanowire Photoconductors Revealed by Photo Hall Effect Measurements (Supporting Information) Kaixiang Chen 1, Xiaolong Zhao 2, Abdelmadjid Mesli 3, Yongning He 2*
More informationChapter 5 5.1 What are the factors that determine the thickness of a polystyrene waveguide formed by spinning a solution of dissolved polystyrene onto a substrate? density of polymer concentration of polymer
More informationDesign and Simulation of a Silicon Photomultiplier Array for Space Experiments
Journal of the Korean Physical Society, Vol. 52, No. 2, February 2008, pp. 487491 Design and Simulation of a Silicon Photomultiplier Array for Space Experiments H. Y. Lee, J. Lee, J. E. Kim, S. Nam, I.
More informationThe RADFET: TRANSDUCERS RESEARCH Transducers Group
Page 1 of 5 TRANSDUCERS RESEARCH Transducers Group Introduction Research Teams Analog and Sensor Interface BioAnalytical Microsystems Chemical Microanalytics e-learning Instrumentation and software development,
More informationHigh-Performance Si Nanowire FET with a Semi Gate-Around Structure Suitable for Integration
High-Performance Si Nanowire FET with a Semi Gate-Around Structure Suitable for Integration Soshi Sato 1, Hideyuki Kamimura 1, Hideaki Arai 1, Kuniyuki Kakushima 2, Parhat Ahmet 1, Kenji Ohmori 3, Keisaku
More informationSolar-energy conversion and light emission in an atomic monolayer p n diode
Solar-energy conversion and light emission in an atomic monolayer p n diode Andreas Pospischil, Marco M. Furchi, and Thomas Mueller 1. I-V characteristic of WSe 2 p-n junction diode in the dark The Shockley
More informationImproved Inverter: Current-Source Pull-Up. MOS Inverter with Current-Source Pull-Up. What else could be connected between the drain and V DD?
Improved Inverter: Current-Source Pull-Up MOS Inverter with Current-Source Pull-Up What else could be connected between the drain and? Replace resistor with current source I SUP roc i D v IN v OUT Find
More informationOrganic Field Effect Transistors for Large Format Electronics. Contract: DASG Final Report. Technical Monitor: Latika Becker MDA
Organic Field Effect Transistors for Large Format Electronics Contract: DASG60-02-0283 Final Report Technical Monitor: Latika Becker MDA Submitted by Dr. Andrew Wowchak June 19, 2003 SVT Associates, Inc.
More informationSPP waveguide sensors
SPP waveguide sensors 1. Optical sensor - Properties - Surface plasmon resonance sensor - Long-range surface plasmon-polariton sensor 2. LR-SPP waveguide - SPP properties in a waveguide - Asymmetric double-electrode
More informationSupporting Information. Single-Nanowire Electrochemical Probe Detection for Internally Optimized Mechanism of
Supporting Information Single-Nanowire Electrochemical Probe Detection for Internally Optimized Mechanism of Porous Graphene in Electrochemical Devices Ping Hu, Mengyu Yan, Xuanpeng Wang, Chunhua Han,*
More informationSUPPLEMENTARY INFORMATION
SUPPLEMENTARY INFORMATION doi:10.1038/nature11293 1. Formation of (111)B polar surface on Si(111) for selective-area growth of InGaAs nanowires on Si. Conventional III-V nanowires (NWs) tend to grow in
More informationFABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag
FABRICATION OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Overview of CMOS Fabrication Processes The CMOS Fabrication Process Flow Design Rules Reference: Uyemura, John P. "Introduction to
More informationMOS Capacitance and Introduction to MOSFETs
ECE-305: Fall 2016 MOS Capacitance and Introduction to MOSFETs Professor Peter Bermel Electrical and Computer Engineering Purdue University, West Lafayette, IN USA pbermel@purdue.edu 11/4/2016 Pierret,
More informationRecord I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs
Record I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs Sanghoon Lee 1*, V. Chobpattana 2,C.-Y. Huang 1, B. J. Thibeault 1, W. Mitchell 1, S. Stemmer
More informationECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor
More informationChannel Engineering for Submicron N-Channel MOSFET Based on TCAD Simulation
Australian Journal of Basic and Applied Sciences, 2(3): 406-411, 2008 ISSN 1991-8178 Channel Engineering for Submicron N-Channel MOSFET Based on TCAD Simulation 1 2 3 R. Muanghlua, N. Vittayakorn and A.
More informationFin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018
Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 ECE 658 Sp 2018 Semiconductor Materials and Device Characterizations OUTLINE Background FinFET Future Roadmap Keeping up w/ Moore s Law
More informationAdditional information Indium-free, highly transparent, flexible Cu2O/Cu/Cu2O mesh electrodes for flexible touch screen panels
Additional information Indium-free, highly transparent, flexible Cu2O/Cu/Cu2O mesh electrodes for flexible touch screen panels By Don-Ju Kim 1, Hyo-Joong Kim 1, Ki-Won Seo 1, Ki-Hyun Kim 2, Tae-Wong Kim
More informationSupporting Information
Supporting Information Radio Frequency Transistors and Circuits Based on CVD MoS 2 Atresh Sanne 1*, Rudresh Ghosh 1, Amritesh Rai 1, Maruthi Nagavalli Yogeesh 1, Seung Heon Shin 1, Ankit Sharma 1, Karalee
More information