Supplementary Materials for

Size: px
Start display at page:

Download "Supplementary Materials for"

Transcription

1 advances.sciencemag.org/cgi/content/full/2/6/e /dc1 Supplementary Materials for Organic core-sheath nanowire artificial synapses with femtojoule energy consumption Wentao Xu, Sung-Yong Min, Hyunsang Hwang, Tae-Woo Lee Published 17 June 2016, Sci. Adv. 2, e (2016) DOI: /sciadv The PDF file includes: fig. S1. Schematic of the scalable fabrication of the ion gel gated ONW ST arrays. fig. S2. Schematic of electrical characterization. fig. S3. Core-sheath structure of the ONWs. fig. S4. Schematic of the ion migration in the ion gel and charge carriers in ONW for short-term and long-term plasticity. fig. S5. Control over inter-onw spacing. fig. S6. Control over ONW diameter. fig. S7. SEM image of aligned N2200/PVK (7:3) polymer semiconductor NWs. fig. S8. Short-term synaptic enhancement. fig. S9. Current-retention behavior fits well with the curve of forgetting. fig. S10. Further decreased IPSC was observed with an increased number of presynaptic spikes. fig. S11. Spike timing dependent plasticity. fig. S12. SEM images for the nanogap formation. fig. S13. Configuration of a typical ion gel gated ONW ST. fig. S14. Spike rate dependent plasticity of a short-channel ST. fig. S15. Presynaptic spike voltage dependent EPSC behavior of the ONW ST. fig. S16. Presynaptic spike duration dependent EPSC behavior of the ONW ST. fig. S17. Postsynaptic current in ONW ST triggered by 8-ms pulses. fig. S18. Data selection for SNR calculation. fig. S19. Transistor characteristics of the electronic devices. References (37 43)

2 A. Schematic of the fabrication of ONW synaptic transistor fig. S1. Schematic of the scalable fabrication of the ion gel gated ONW ST arrays. (A) Au/Ti electrodes were patterned on a 300-nm-SiO2 coated highly-doped silicon wafer. (B) Highly aligned ONWs were printed on the pre-deposited electrodes using an e-nw printer. (C) Ion gel was drop-cast onto the channel regions of the devices. B. Schematic of electrical characterization The ONW STs are three-terminal devices. The measurement of the device is demonstrated as follows (fig. S2). Input voltage pulses that emulate presynaptic spikes from a pre-neuron are applied to the metal probe working as a gate electrode. The input pulses cause ions to migrate in the ion gel (main text) to cause change in the source-drain current flowing through the semiconducting ONW. The output current signal that emulates post-synaptic current flowing to a post-neuron in a biological synapse is measured by recording the drain current. fig. S2. Schematic of electrical characterization. During measurement, the ion gel gate is connected to the pre-neuron, the drain electrode is connected to the post-neuron, and the source electrode is grounded.

3 C. Core-sheath structures of ONWs To achieve high resolution in elemental analysis, a relatively thick ONW with a diameter of 300 nm (fig. S3A) was used for EELS analysis (fig. S3, B and C). A P3HT/PEO core-sheath structure was identified using EELS spectroscopy. fig. S3. Core-sheath structure of the ONWs. (A) TEM image of a typical ONW (diameter ~300 nm) that has a core-sheath structure. (B) Elemental mapping by EELS (green: carbon, red: oxygen, yellow: sulfur). (C) A combination of EELS mapping of oxygen (red) and sulfur (yellow) that confirms the core-sheath structure with P3HT inner core surrounded by PEO sheath.

4 D. Schematic of the working mechanism of ONW ST for short-term plasticity and longterm plasticity fig. S4. Schematic of the ion migration in the ion gel and charge carriers in ONW for shortterm (A-C) and long-term plasticity (D-F). (A) Before a presynaptic spike, cations and anions are distributed randomly in the ion gel. (B) During the application of a negative presynaptic spike, anions accumulate near ONW and charge carrier density is enhanced in the ONW. (C) After the presynaptic spike, the accumulated anions gradually drift back to equilibrium positions and the charge carriers in the ONW decay correspondingly. (D) Before a presynaptic spike, cations and anions are distributed randomly in the ion gel. (E) During the application of a large number of consecutive negative presynaptic spikes, anions accumulate near the ONW and some anions penetrate the PEO and P3HT; this movement significantly increases charge carrier density in the ONW. (F) After the presynaptic spikes, the accumulated anions gradually drift back to equilibrium positions, whereas the spontaneous release of the trapped anions in the ONW is slow, inducing long-term plasticity.

5 E. Control over spacing of ONWs Sets of parallel nanowires with spacings of 2, 2.5, 5, 7.5, 10, 15, 20, 30 and 50 m were fabricated (fig. S5). fig. S5. Control over inter-onw spacing. SEM images of an ONW pair with computer-digitalcontrolled spacing of (A) 2 m, (B) 2.5 m, (C) 5 m, (D) 7.5 m, (E) 10 m, (F) 15 m, (G) 25 m, (H) 30 m and (I) 50 m.

6 F. Control over diameter of ONWs By controlling the concentration of the solution, diameters of the ONWs can be varied (fig. S6). This technique avoids the use of high-vacuum processes and allows the use of inexpensive equipment. The e-nw printing process is a promising technique due to its low cost, high speed, and computer-controllable design on a large-scale, and due to the high flexibility and transparency of the various nanowires. fig. S6. Control over ONW diameter. SEM images of an ONW with diameter of (A) 70 nm, (B) 90 nm, (C) 120 nm, (D) 150 nm, (E) 200 nm and (F) 300 nm.

7 G. Printing of other types of semiconducting polymer nanowires E-NW printing can print ONWs of other types of polymer semiconductor materials. A SEM image of aligned N2200/PVK 7:3 organic nanowires is provided as an example (fig. S7). fig. S7. SEM image of aligned N2200/PVK (7:3) polymer semiconductor NWs.

8 H. Short-term synaptic enhancement fig. S8. Short-term synaptic enhancement. (A) Schematic of applying sequential electrical pulses with time interval tpre analogous to presynaptic spikes to an ONW ST that induces current responses through the ONW active channel. (B) Short-term synaptic enhancement = A2/A1 (A1 and A2 are labeled in Fig. 2E) vs tpre between the two consecutive pre-synaptic spikes.

9 I. Curve of forgetting The current-retention behavior for this ion accumulation mechanism could be conceived as analogous to memory retention in a human brain, in that the spontaneous decay of the EPSC is similar to that of forgetting curve, which shows how information is lost over time when no attempt is made to retain it (37). The current-retention behaviors fit very well with the most used equation for forgetting curve y = b t -m (fig. S9), where y is memory retention, t is time, and b and m are empirically-fitted parameters (38). fig. S9. Current-retention behavior fits well with the curve of forgetting. (A) EPSC triggered by one pulse (black dots) and fitted curve of forgetting (red line), (B) EPSC triggered by two pulses (black dots) and fitted curve of forgetting (red line) and (C) EPSC triggered by three pulses (black dots) and fitted curve of forgetting (red line).

10 J. Amplitude of the depression Figure 2D shows IPSC with 16.5% decrease from the resting current; this decrease appears to be a reasonable value in response to a single presynaptic spike. To more emphatically demonstrate IPSC, additional spikes were applied (fig. S10). IPSC that was triggered by the positive presynaptic spikes was reduced from the resting current by 16.5% (one pulse), 30.8% (two pulses), 43.5% (three pulses) and 74.2% (10 pulses). Post-synaptic current (A) 2.7n 1.8n 900p 16.5% 30.8% 43.5% % (10 pulses) Time (s) fig. S10. Further decreased IPSC was observed with an increased number of presynaptic spikes. IPSC triggered by one pulse, two pulses, three pulses and ten pulses were reduced by 16.5%, 30.8%, 43.5% and 74.2% from the resting current level, respectively.

11 K. Spike timing dependent plasticity Spike timing dependent plasticity (STDP), which describes the change of synaptic weight in response to the relative timing of the spikes of pre- and post-neurons, is an important synaptic adaption rule of Hebbian learning that is often summarized as "Cells that fire together, wire together". As with other types of the synaptic plasticity, it is widely believed to underlie information processing and storage in the brain. A typical asymmetric form of STDP (39) induced by temporal correlations of pre- and post-synaptic spikes (fig. S11A) was obtained (fig. S11B) (40,41). The pulse shape, amplitudes and time duration of pre- and post-synaptic spikes have been provided in fig. S11A. fig. S11. Spike timing dependent plasticity. (A) Schematic of application of presynaptic spikes and postsynaptic spikes to a synaptic joint. (B) STDP of the ONW artificial synapse as a demonstration of Hebbian learning rule, with synaptic weight change plotted as a function of the relative timing of pre and postsynaptic spikes ( tpost-pre).

12 L. Nanogap formation fig. S12. SEM images for the nanogap formation. (A) PVK nanowire. (B) Deposition of Ti/Au. (C) Nanogap formation. (D) 10 ONWs were printed across the nanogap.

13 M. Some discussion of energy efficiency The low energy consumption of the devices derives from the small feature size and core/sheath structure of the ONW (fig. S3), and the short channel length. The ONWs had a diameter ~200 nm (Fig. 4C, inset) and a core/sheath structure with a P3HT inner core in a PEO sheath (figs. S3 and S13). Their nano-size fiber-like structure permits large surface area-to-volume ratio that improves interfacial contact between the active channel and ion gel; this contact is critical for absorption and release of ions. Increasing the number of absorbed ions increases the number of charge carriers in the active channel correspondingly; this is consistent with results in previous ion gel-gated transistors in which enlarged contact area significantly increased the gating effect and mobility by increasing the number of pathways along which ions could penetrate the P3HT channel to induce electrochemical doping that significantly increases charge carrier density (19,42); this increase may allow reduction in operating voltage and in power consumption. The extremely short channel length reduces the path of energy dissipation, and significantly increases energy efficiency. The reduction in channel length reduces energy dicipation, which has been previously suggested (34) but experimentally realized in this paper. The key factors that result in this extemely low energy consumption are (1) the very large surface-to-volume ratio of the ONW and (2) the very short channel length that significantly shortens the path along which energy can dissipate. The ion gel is ionically conductive and electrically insulating (19) with leakage current magnitudes smaller than that of the semiconducting path in similar transistor geometries, so energy dissipation through the ionic gating is negligible (35). fig. S13. Configuration of a typical ion gel gated ONW ST. The ONW ST composed of ion gel, P3HT/PEO core-sheath structured ONW, substrate, and a metal probe. The ion and charge carrier distribution mimic the moment at which the negative presynaptic spike was applied by the metal probe.

14 N. Spike-rate dependent plasticity of short-channel device The change in postsynaptic current intensity as a function of spike rate is an important feature of synapses. The short-channel synaptic transistor showed this plasticity with low energy consumption (fig. S14). -8p Post-synaptic current (A) -6p -4p Time (s) fig. S14. Spike rate dependent plasticity of a short-channel ST. EPSC peaks triggered by 10 presynaptic spikes with the same spike amplitude (-1 mv) and duration (300 ms), but different spike rates: 1200 ms/spike, 1500 ms/spike and 1800 ms/spike.

15 O. Presynaptic spike-voltage-dependent EPSC 300n -1 V -2 V -10 V EPSC (A) 200n 100n Pulse width fixed at 50 ms Time (s) fig. S15. Presynaptic spike voltage dependent EPSC behavior of the ONW ST. P. Presynaptic spike-duration-dependent EPSC 150n 50ms 100ms 500 ms 100n Pulse intensity fixed at -1 V EPSC (A) 50n Time (s) fig. S16. Presynaptic spike duration dependent EPSC behavior of the ONW ST.

16 Q. Narrow pulse triggered EPSC Mammalian cells express more than a dozen different types of ion channels to encode information by generating action potentials with a wide range of shapes, frequencies and patterns. Different neurons can produce diverse types of action potentials, which also vary in different stage of firing. To show sensitivity of the device, we use an 8-ms pulse width that is in the reasonable range of dopaminergic neurons in central brain (43) to trigger EPSC and IPSC in a short-channel ONW ST (fig. S17). The physical limit of the Keithley 4200 restricts the pulse width to a minimum of 8 ms. fig. S17. Postsynaptic current in ONW ST triggered by 8-ms pulses. (A) EPSC triggered by one negative pulse. (B) IPSC triggered by one positive pulse. (C) EPSC triggered by ten negative pulses. (D) IPSC triggered by ten positive pulses.

17 R. Calculation of signal-to-noise ratio Signal-to-noise ratio (SNR) is roughly estimated using the typical EPSC signal in Fig. 2C, according to the following equation SNR = P S = r 2 S P N where, PS is the power of a signal and PN is the power of background noise, rs is the distance from signal peak to the average baseline, and 2 is the variance of the noise. The signal amplitude r (fig. S18A) and 20 points of base line (fig. S18B) for calculation of their variance were selected from Fig. 2C. The calculated SNR was , which can be converted according to the following relationship to 52.6 db. N 2 SNR (db) = 10log 10 P S P N

18 fig. S18. Data selection for SNR calculation. (A) The selection of r from Fig. 2C. (B) The selection of discrete point from the baseline for the calculation of standard deviation, where N 2 = 1 N (I N I avg ) 2.

19 S. Transistor characteristics of the device fig. S19. Transistor characteristics of the electronic devices. (A) Transfer curve of the electronic device. (B) Output curve of the electronic device. The device is composed of 5 parallel ONWs across a single channel (Channel Length = 50 m).

Supplementary Materials for

Supplementary Materials for www.sciencemag.org/cgi/content/full/science.1234855/dc1 Supplementary Materials for Taxel-Addressable Matrix of Vertical-Nanowire Piezotronic Transistors for Active/Adaptive Tactile Imaging Wenzhuo Wu,

More information

Supplementary Figures

Supplementary Figures Supplementary Figures Vertical SiO x edge Supplementary Figure S1 Schematic of the fabrication process of G/SiO x /ITO devices. S1 Supplementary Figure S2 Electroforming process in a G/SiO x /ITO device.

More information

Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS2/h- BN/graphene heterostructures. a, c d Supplementary Figure 2

Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS2/h- BN/graphene heterostructures. a, c d Supplementary Figure 2 Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS 2 /hon a 300- BN/graphene heterostructures. a, CVD-grown b, Graphene was patterned into graphene strips by oxygen monolayer

More information

Analog Synaptic Behavior of a Silicon Nitride Memristor

Analog Synaptic Behavior of a Silicon Nitride Memristor Supporting Information Analog Synaptic Behavior of a Silicon Nitride Memristor Sungjun Kim, *, Hyungjin Kim, Sungmin Hwang, Min-Hwi Kim, Yao-Feng Chang,, and Byung-Gook Park *, Inter-university Semiconductor

More information

Multi-Gate Organic Neuron Transistors for Spatiotemporal Information Processing

Multi-Gate Organic Neuron Transistors for Spatiotemporal Information Processing Multi-Gate Organic Neuron Transistors for Spatiotemporal Information Processing Chuan Qian, 1 Ling-an Kong 1, Junliang Yang 1, Yongli Gao 1,2, *, and Jia Sun, 1, * 1 Hunan Key Laboratory for Super Microstructure

More information

CMOS Analog Integrate-and-fire Neuron Circuit for Driving Memristor based on RRAM

CMOS Analog Integrate-and-fire Neuron Circuit for Driving Memristor based on RRAM JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.2, APRIL, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.2.174 ISSN(Online) 2233-4866 CMOS Analog Integrate-and-fire Neuron

More information

Supplementary Figure S1. Concentration dependency of the diameter of printed

Supplementary Figure S1. Concentration dependency of the diameter of printed Counts (%) Average Diameter, D (nm) a 2.93 wt% 40 6.19 wt% 35 30 25 3.96 wt% 4.72 wt% 5.71 wt% b 1000 800 600 400 D r d Slope, d ~ 1.68 20 15 10 200 5 0 0 150 300 450 600 750 Diameter (nm) 2 3 4 5 6 7

More information

Integrate-and-Fire Neuron Circuit and Synaptic Device using Floating Body MOSFET with Spike Timing- Dependent Plasticity

Integrate-and-Fire Neuron Circuit and Synaptic Device using Floating Body MOSFET with Spike Timing- Dependent Plasticity JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.15, NO.6, DECEMBER, 2015 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2015.15.6.658 ISSN(Online) 2233-4866 Integrate-and-Fire Neuron Circuit

More information

SUPPLEMENTARY INFORMATION

SUPPLEMENTARY INFORMATION In the format provided by the authors and unedited. Photon-triggered nanowire transistors Jungkil Kim, Hoo-Cheol Lee, Kyoung-Ho Kim, Min-Soo Hwang, Jin-Sung Park, Jung Min Lee, Jae-Pil So, Jae-Hyuck Choi,

More information

SUPPLEMENTARY INFORMATION

SUPPLEMENTARY INFORMATION SUPPLEMENTARY INFORMATION Dopant profiling and surface analysis of silicon nanowires using capacitance-voltage measurements Erik C. Garnett 1, Yu-Chih Tseng 4, Devesh Khanal 2,3, Junqiao Wu 2,3, Jeffrey

More information

MoS 2 nanosheet phototransistors with thicknessmodulated

MoS 2 nanosheet phototransistors with thicknessmodulated Supporting Information MoS 2 nanosheet phototransistors with thicknessmodulated optical energy gap Hee Sung Lee, Sung-Wook Min, Youn-Gyung Chang, Park Min Kyu, Taewook Nam, # Hyungjun Kim, # Jae Hoon Kim,

More information

Microfiber- Nanowire Hybrid Structure for Energy Scavenging

Microfiber- Nanowire Hybrid Structure for Energy Scavenging Supplementary materials Microfiber- Nanowire Hybrid Structure for Energy Scavenging Yong Qin#, Xudong Wang# and Zhong Lin Wang* School of Materials Science and Engineering, Georgia Institute of Technology,

More information

Integrate-and-Fire Neuron Circuit and Synaptic Device with Floating Body MOSFETs

Integrate-and-Fire Neuron Circuit and Synaptic Device with Floating Body MOSFETs JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.6, DECEMBER, 2014 http://dx.doi.org/10.5573/jsts.2014.14.6.755 Integrate-and-Fire Neuron Circuit and Synaptic Device with Floating Body MOSFETs

More information

Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method

Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method S.P. Venu Madhava Rao E.V.L.N Rangacharyulu K.Lal Kishore Professor, SNIST Professor, PSMCET Registrar, JNTUH Abstract As the process technology

More information

Conductance switching in Ag 2 S devices fabricated by sulphurization

Conductance switching in Ag 2 S devices fabricated by sulphurization 3 Conductance switching in Ag S devices fabricated by sulphurization The electrical characterization and switching properties of the α-ag S thin films fabricated by sulfurization are presented in this

More information

Nd:YSO resonator array Transmission spectrum (a. u.) Supplementary Figure 1. An array of nano-beam resonators fabricated in Nd:YSO.

Nd:YSO resonator array Transmission spectrum (a. u.) Supplementary Figure 1. An array of nano-beam resonators fabricated in Nd:YSO. a Nd:YSO resonator array µm Transmission spectrum (a. u.) b 4 F3/2-4I9/2 25 2 5 5 875 88 λ(nm) 885 Supplementary Figure. An array of nano-beam resonators fabricated in Nd:YSO. (a) Scanning electron microscope

More information

SUPPLEMENTARY INFORMATION

SUPPLEMENTARY INFORMATION SUPPLEMENTARY INFORMATION doi:10.1038/nature11293 1. Formation of (111)B polar surface on Si(111) for selective-area growth of InGaAs nanowires on Si. Conventional III-V nanowires (NWs) tend to grow in

More information

Implementation of STDP in Neuromorphic Analog VLSI

Implementation of STDP in Neuromorphic Analog VLSI Implementation of STDP in Neuromorphic Analog VLSI Chul Kim chk079@eng.ucsd.edu Shangzhong Li shl198@eng.ucsd.edu Department of Bioengineering University of California San Diego La Jolla, CA 92093 Abstract

More information

Semiconductor Physics and Devices

Semiconductor Physics and Devices Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because

More information

INTRODUCTION TO MOS TECHNOLOGY

INTRODUCTION TO MOS TECHNOLOGY INTRODUCTION TO MOS TECHNOLOGY 1. The MOS transistor The most basic element in the design of a large scale integrated circuit is the transistor. For the processes we will discuss, the type of transistor

More information

Transparent p-type SnO Nanowires with Unprecedented Hole Mobility among Oxide Semiconductors

Transparent p-type SnO Nanowires with Unprecedented Hole Mobility among Oxide Semiconductors Supplementary Information Transparent p-type SnO Nanowires with Unprecedented Hole Mobility among Oxide Semiconductors J. A. Caraveo-Frescas and H. N. Alshareef* Materials Science and Engineering, King

More information

Chalcogenide Memory, Logic and Processing Devices. Prof C David Wright Department of Engineering University of Exeter

Chalcogenide Memory, Logic and Processing Devices. Prof C David Wright Department of Engineering University of Exeter Chalcogenide Memory, Logic and Processing Devices Prof C David Wright Department of Engineering University of Exeter (david.wright@exeter.ac.uk) Acknowledgements University of Exeter Yat-Yin Au, Jorge

More information

write-nanocircuits Direct-write Jaebum Joo and Joseph M. Jacobson Molecular Machines, Media Lab Massachusetts Institute of Technology, Cambridge, MA

write-nanocircuits Direct-write Jaebum Joo and Joseph M. Jacobson Molecular Machines, Media Lab Massachusetts Institute of Technology, Cambridge, MA Fab-in in-a-box: Direct-write write-nanocircuits Jaebum Joo and Joseph M. Jacobson Massachusetts Institute of Technology, Cambridge, MA April 17, 2008 Avogadro Scale Computing / 1 Avogadro number s? Intel

More information

Application Note Model 765 Pulse Generator for Semiconductor Applications

Application Note Model 765 Pulse Generator for Semiconductor Applications Application Note Model 765 Pulse Generator for Semiconductor Applications Non-Volatile Memory Cells Characterization The trend of memory research is to develop a new memory called Non-Volatile RAM that

More information

WHITE PAPER CIRCUIT LEVEL AGING SIMULATIONS PREDICT THE LONG-TERM BEHAVIOR OF ICS

WHITE PAPER CIRCUIT LEVEL AGING SIMULATIONS PREDICT THE LONG-TERM BEHAVIOR OF ICS WHITE PAPER CIRCUIT LEVEL AGING SIMULATIONS PREDICT THE LONG-TERM BEHAVIOR OF ICS HOW TO MINIMIZE DESIGN MARGINS WITH ACCURATE ADVANCED TRANSISTOR DEGRADATION MODELS Reliability is a major criterion for

More information

Investigating the Electronic Behavior of Nano-materials From Charge Transport Properties to System Response

Investigating the Electronic Behavior of Nano-materials From Charge Transport Properties to System Response Investigating the Electronic Behavior of Nano-materials From Charge Transport Properties to System Response Amit Verma Assistant Professor Department of Electrical Engineering & Computer Science Texas

More information

ECE 440 Lecture 39 : MOSFET-II

ECE 440 Lecture 39 : MOSFET-II ECE 440 Lecture 39 : MOSFETII Class Outline: MOSFET Qualitative Effective Mobility MOSFET Quantitative Things you should know when you leave Key Questions How does a MOSFET work? Why does the channel mobility

More information

Supporting Information. Single-Nanowire Electrochemical Probe Detection for Internally Optimized Mechanism of

Supporting Information. Single-Nanowire Electrochemical Probe Detection for Internally Optimized Mechanism of Supporting Information Single-Nanowire Electrochemical Probe Detection for Internally Optimized Mechanism of Porous Graphene in Electrochemical Devices Ping Hu, Mengyu Yan, Xuanpeng Wang, Chunhua Han,*

More information

SUPPLEMENTARY INFORMATION

SUPPLEMENTARY INFORMATION Enhanced Thermoelectric Performance of Rough Silicon Nanowires Allon I. Hochbaum 1 *, Renkun Chen 2 *, Raul Diaz Delgado 1, Wenjie Liang 1, Erik C. Garnett 1, Mark Najarian 3, Arun Majumdar 2,3,4, Peidong

More information

Journal of Electron Devices, Vol. 20, 2014, pp

Journal of Electron Devices, Vol. 20, 2014, pp Journal of Electron Devices, Vol. 20, 2014, pp. 1786-1791 JED [ISSN: 1682-3427 ] ANALYSIS OF GIDL AND IMPACT IONIZATION WRITING METHODS IN 100nm SOI Z-DRAM Bhuwan Chandra Joshi, S. Intekhab Amin and R.

More information

Power generation with laterally-packaged piezoelectric fine wires

Power generation with laterally-packaged piezoelectric fine wires Supplementary materials Power generation with laterally-packaged piezoelectric fine wires Rusen Yang 1, Yong Qin 1, Liming Dai 2 and Zhong Lin Wang 1, * 1 School of Materials Science and Engineering, Georgia

More information

RRAM based analog synapse device for neuromorphic system

RRAM based analog synapse device for neuromorphic system RRAM based analog synapse device for neuromorphic system Kibong Moon, Euijun Cha, and Hyunsang Hwang Pohang University of Science and Technology (POSTECH), Korea The 13 th Korea-U.S. Forum on Nanotechnology,

More information

High-speed logic integrated circuits with solutionprocessed self-assembled carbon nanotubes

High-speed logic integrated circuits with solutionprocessed self-assembled carbon nanotubes In the format provided by the authors and unedited. DOI: 10.1038/NNANO.2017.115 High-speed logic integrated circuits with solutionprocessed self-assembled carbon nanotubes 6 7 8 9 10 11 12 13 14 15 16

More information

High-density CMOS Bioelectronic Chip

High-density CMOS Bioelectronic Chip Direktes Ankoppeln von Hirnzellen an Mikroelektronik 20 μm 50 m Andreas Hierlemann Slide 1 Outline Bioelectronics Fundamentals electrogenic cells action potentials measurements of electric activity CMOS

More information

Title detector with operating temperature.

Title detector with operating temperature. Title Radiation measurements by a detector with operating temperature cryogen Kanno, Ikuo; Yoshihara, Fumiki; Nou Author(s) Osamu; Murase, Yasuhiro; Nakamura, Masaki Citation REVIEW OF SCIENTIFIC INSTRUMENTS

More information

Esaki diodes in van der Waals heterojunctions with broken-gap energy band alignment

Esaki diodes in van der Waals heterojunctions with broken-gap energy band alignment Supplementary information for Esaki diodes in van der Waals heterojunctions with broken-gap energy band alignment Rusen Yan 1,2*, Sara Fathipour 2, Yimo Han 4, Bo Song 1,2, Shudong Xiao 1, Mingda Li 1,

More information

Supplementary Material for

Supplementary Material for Supplementary Material for Synaptic Computation Enabled by Joule Heating of Single-layered Semiconductors for Sound Localization Authors: Linfeng Sun 1, Yishu Zhang 2, Geunwoo Hwang 1, Jinbao Jiang 1,3,

More information

Solid State Devices- Part- II. Module- IV

Solid State Devices- Part- II. Module- IV Solid State Devices- Part- II Module- IV MOS Capacitor Two terminal MOS device MOS = Metal- Oxide- Semiconductor MOS capacitor - the heart of the MOSFET The MOS capacitor is used to induce charge at the

More information

Fabrication of a submicron patterned using an electrospun single fiber as mask. Author(s)Ishii, Yuya; Sakai, Heisuke; Murata,

Fabrication of a submicron patterned using an electrospun single fiber as mask. Author(s)Ishii, Yuya; Sakai, Heisuke; Murata, JAIST Reposi https://dspace.j Title Fabrication of a submicron patterned using an electrospun single fiber as mask Author(s)Ishii, Yuya; Sakai, Heisuke; Murata, Citation Thin Solid Films, 518(2): 647-650

More information

3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013

3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013 3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013 Dummy Gate-Assisted n-mosfet Layout for a Radiation-Tolerant Integrated Circuit Min Su Lee and Hee Chul Lee Abstract A dummy gate-assisted

More information

I E I C since I B is very small

I E I C since I B is very small Figure 2: Symbols and nomenclature of a (a) npn and (b) pnp transistor. The BJT consists of three regions, emitter, base, and collector. The emitter and collector are usually of one type of doping, while

More information

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) 3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) Pei W. Ding, Kristel Fobelets Department of Electrical Engineering, Imperial College London, U.K. J. E. Velazquez-Perez

More information

improving further the mobility, and therefore the channel conductivity. The positive pattern definition proposed by Hirayama [6] was much improved in

improving further the mobility, and therefore the channel conductivity. The positive pattern definition proposed by Hirayama [6] was much improved in The two-dimensional systems embedded in modulation-doped heterostructures are a very interesting and actual research field. The FIB implantation technique can be successfully used to fabricate using these

More information

Supplementary Materials for

Supplementary Materials for advances.sciencemag.org/cgi/content/full/4/2/e1700324/dc1 Supplementary Materials for Photocarrier generation from interlayer charge-transfer transitions in WS2-graphene heterostructures Long Yuan, Ting-Fung

More information

Supplementary Figure S1 X-ray diffraction pattern of the Ag nanowires shown in Fig. 1a dispersed in their original solution. The wavelength of the

Supplementary Figure S1 X-ray diffraction pattern of the Ag nanowires shown in Fig. 1a dispersed in their original solution. The wavelength of the Supplementary Figure S1 X-ray diffraction pattern of the Ag nanowires shown in Fig. 1a dispersed in their original solution. The wavelength of the x-ray beam was 0.1771 Å. The saturated broad peak and

More information

Nanofluidic Diodes based on Nanotube Heterojunctions

Nanofluidic Diodes based on Nanotube Heterojunctions Supporting Information Nanofluidic Diodes based on Nanotube Heterojunctions Ruoxue Yan, Wenjie Liang, Rong Fan, Peidong Yang 1 Department of Chemistry, University of California, Berkeley, CA 94720, USA

More information

4.1.2 InAs nanowire circuits fabricated by field-assisted selfassembly on a host substrate

4.1.2 InAs nanowire circuits fabricated by field-assisted selfassembly on a host substrate 22 Annual Report 2010 - Solid-State Electronics Department 4.1.2 InAs nanowire circuits fabricated by field-assisted selfassembly on a host substrate Student Scientist in collaboration with R. Richter

More information

Figure S3. Histogram of spike widths of recorded units.

Figure S3. Histogram of spike widths of recorded units. Neuron, Volume 72 Supplemental Information Primary Motor Cortex Reports Efferent Control of Vibrissa Motion on Multiple Timescales Daniel N. Hill, John C. Curtis, Jeffrey D. Moore, and David Kleinfeld

More information

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices Anri Nakajima Research Center for Nanodevices and Systems, Hiroshima University 1-4-2 Kagamiyama, Higashi-Hiroshima,

More information

SILICON NANOWIRE HYBRID PHOTOVOLTAICS

SILICON NANOWIRE HYBRID PHOTOVOLTAICS SILICON NANOWIRE HYBRID PHOTOVOLTAICS Erik C. Garnett, Craig Peters, Mark Brongersma, Yi Cui and Mike McGehee Stanford Univeristy, Department of Materials Science, Stanford, CA, USA ABSTRACT Silicon nanowire

More information

Lecture 2 p-n junction Diode characteristics. By Asst. Prof Dr. Jassim K. Hmood

Lecture 2 p-n junction Diode characteristics. By Asst. Prof Dr. Jassim K. Hmood Electronic I Lecture 2 p-n junction Diode characteristics By Asst. Prof Dr. Jassim K. Hmood THE p-n JUNCTION DIODE The pn junction diode is formed by fabrication of a p-type semiconductor region in intimate

More information

Power Semiconductor Devices

Power Semiconductor Devices TRADEMARK OF INNOVATION Power Semiconductor Devices Introduction This technical article is dedicated to the review of the following power electronics devices which act as solid-state switches in the circuits.

More information

INTRODUCTION: Basic operating principle of a MOSFET:

INTRODUCTION: Basic operating principle of a MOSFET: INTRODUCTION: Along with the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available whose Gate input is electrically insulated from the main current carrying

More information

Organic Electronics. Information: Information: 0331a/ 0442/

Organic Electronics. Information: Information:  0331a/ 0442/ Organic Electronics (Course Number 300442 ) Spring 2006 Organic Field Effect Transistors Instructor: Dr. Dietmar Knipp Information: Information: http://www.faculty.iubremen.de/course/c30 http://www.faculty.iubremen.de/course/c30

More information

Supporting Information

Supporting Information Supporting Information Highly Stretchable and Transparent Supercapacitor by Ag-Au Core Shell Nanowire Network with High Electrochemical Stability Habeom Lee 1, Sukjoon Hong 2, Jinhwan Lee 1, Young Duk

More information

Vertical Nanowall Array Covered Silicon Solar Cells

Vertical Nanowall Array Covered Silicon Solar Cells International Conference on Solid-State and Integrated Circuit (ICSIC ) IPCSIT vol. () () IACSIT Press, Singapore Vertical Nanowall Array Covered Silicon Solar Cells J. Wang, N. Singh, G. Q. Lo, and D.

More information

EE 791 EEG-5 Measures of EEG Dynamic Properties

EE 791 EEG-5 Measures of EEG Dynamic Properties EE 791 EEG-5 Measures of EEG Dynamic Properties Computer analysis of EEG EEG scientists must be especially wary of mathematics in search of applications after all the number of ways to transform data is

More information

Direct Observation of Current-Induced Motion of a. 3D Vortex Domain Wall in Cylindrical Nanowires

Direct Observation of Current-Induced Motion of a. 3D Vortex Domain Wall in Cylindrical Nanowires Supporting Information Direct Observation of Current-Induced Motion of a 3D Vortex Domain Wall in Cylindrical Nanowires Yurii P. Ivanov,,, *, Andrey Chuvilin ǁ,, Sergey Lopatin, Hanan Mohammed, Jurgen

More information

CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC

CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC 94 CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC 6.1 INTRODUCTION The semiconductor digital circuits began with the Resistor Diode Logic (RDL) which was smaller in size, faster

More information

Tunneling Field Effect Transistors for Low Power ULSI

Tunneling Field Effect Transistors for Low Power ULSI Tunneling Field Effect Transistors for Low Power ULSI Byung-Gook Park Inter-university Semiconductor Research Center and School of Electrical and Computer Engineering Seoul National University Outline

More information

NAME: Last First Signature

NAME: Last First Signature UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT

More information

Supplementary information for

Supplementary information for Supplementary information for A fast and low power microelectromechanical system based nonvolatile memory device Sang Wook Lee, Seung Joo Park, Eleanor E. B. Campbell & Yung Woo Park The supplementary

More information

Power MOSFET Zheng Yang (ERF 3017,

Power MOSFET Zheng Yang (ERF 3017, ECE442 Power Semiconductor Devices and Integrated Circuits Power MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Evolution of low-voltage (

More information

The Physics of Single Event Burnout (SEB)

The Physics of Single Event Burnout (SEB) Engineered Excellence A Journal for Process and Device Engineers The Physics of Single Event Burnout (SEB) Introduction Single Event Burnout in a diode, requires a specific set of circumstances to occur,

More information

Solar-energy conversion and light emission in an atomic monolayer p n diode

Solar-energy conversion and light emission in an atomic monolayer p n diode Solar-energy conversion and light emission in an atomic monolayer p n diode Andreas Pospischil, Marco M. Furchi, and Thomas Mueller 1. I-V characteristic of WSe 2 p-n junction diode in the dark The Shockley

More information

Three Terminal Devices

Three Terminal Devices Three Terminal Devices - field effect transistor (FET) - bipolar junction transistor (BJT) - foundation on which modern electronics is built - active devices - devices described completely by considering

More information

Electrical Characterization of a Second-gate in a Silicon-on-Insulator Transistor

Electrical Characterization of a Second-gate in a Silicon-on-Insulator Transistor Electrical Characterization of a Second-gate in a Silicon-on-Insulator Transistor Antonio Oblea: McNair Scholar Dr. Stephen Parke: Faculty Mentor Electrical Engineering As an independent double-gate, silicon-on-insulator

More information

ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs. Lecture Outline

ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs. Lecture Outline ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs Prof. Rensselaer Polytechnic Institute Troy, NY 12180 Office: CII-6229 Tel.: (518) 276-2909 e-mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s16/ecse

More information

Supporting Information. High Energy Density Asymmetric Quasi-Solid-State Supercapacitor based on Porous Vanadium Nitride Nanowire Anode

Supporting Information. High Energy Density Asymmetric Quasi-Solid-State Supercapacitor based on Porous Vanadium Nitride Nanowire Anode Supporting Information High Energy Density Asymmetric Quasi-Solid-State Supercapacitor based on Porous Vanadium Nitride Nanowire Anode Xihong Lu,, Minghao Yu, Teng Zhai, Gongming Wang, Shilei Xie, Tianyu

More information

3D Vertical Dual-Layer Oxide Memristive Devices for Neuromorphic Computing

3D Vertical Dual-Layer Oxide Memristive Devices for Neuromorphic Computing 3D Vertical Dual-Layer Oxide Memristive Devices for Neuromorphic Computing Siddharth Gaba, Patrick Sheridan, Chao Du, and Wei Lu* Electrical Engineering and Computer Science, University of Michigan, Ann

More information

INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010

INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010 Low Power CMOS Inverter design at different Technologies Vijay Kumar Sharma 1, Surender Soni 2 1 Department of Electronics & Communication, College of Engineering, Teerthanker Mahaveer University, Moradabad

More information

Long-distance propagation of short-wavelength spin waves. Liu et al.

Long-distance propagation of short-wavelength spin waves. Liu et al. Long-distance propagation of short-wavelength spin waves Liu et al. Supplementary Note 1. Characterization of the YIG thin film Supplementary fig. 1 shows the characterization of the 20-nm-thick YIG film

More information

Supplementary materials for Tactile Feedback Display with Spatial and Temporal Resolutions

Supplementary materials for Tactile Feedback Display with Spatial and Temporal Resolutions Supplementary materials for Tactile Feedback Display with Spatial and Temporal Resolutions Siarhei Vishniakou,, Brian W. Lewis,, Xiaofan Niu, Alireza Kargar, Ke Sun, Michael Kalajian,, Namseok Park, Muchuan

More information

UNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s.

UNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s. UNIT-I FIELD EFFECT TRANSISTOR 1. Explain about the Field Effect Transistor and also mention types of FET s. The Field Effect Transistor, or simply FET however, uses the voltage that is applied to their

More information

Semiconductor Physics and Devices

Semiconductor Physics and Devices Nonideal Effect The experimental characteristics of MOSFETs deviate to some degree from the ideal relations that have been theoretically derived. Semiconductor Physics and Devices Chapter 11. MOSFET: Additional

More information

Graphene electro-optic modulator with 30 GHz bandwidth

Graphene electro-optic modulator with 30 GHz bandwidth Graphene electro-optic modulator with 30 GHz bandwidth Christopher T. Phare 1, Yoon-Ho Daniel Lee 1, Jaime Cardenas 1, and Michal Lipson 1,2,* 1School of Electrical and Computer Engineering, Cornell University,

More information

POLYMER MICROSTRUCTURE WITH TILTED MICROPILLAR ARRAY AND METHOD OF FABRICATING THE SAME

POLYMER MICROSTRUCTURE WITH TILTED MICROPILLAR ARRAY AND METHOD OF FABRICATING THE SAME POLYMER MICROSTRUCTURE WITH TILTED MICROPILLAR ARRAY AND METHOD OF FABRICATING THE SAME Field of the Invention The present invention relates to a polymer microstructure. In particular, the present invention

More information

This document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore.

This document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore. This document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore. Title Going green for discrete power diode manufacturers Author(s) Tan, Cher Ming; Sun, Lina; Wang, Chase Citation

More information

Supplementary Materials for

Supplementary Materials for advances.sciencemag.org/cgi/content/full/3/4/e1602570/dc1 Supplementary Materials for Toward continuous-wave operation of organic semiconductor lasers Atula S. D. Sandanayaka, Toshinori Matsushima, Fatima

More information

Verification Structures for Transmission Line Pulse Measurements

Verification Structures for Transmission Line Pulse Measurements Verification Structures for Transmission Line Pulse Measurements R.A. Ashton Agere Systems, 9333 South John Young Parkway, Orlando, Florida, 32819 USA Phone: 44-371-731; Fax: 47-371-777; e-mail: rashton@agere.com

More information

SUPPLEMENTARY INFORMATION

SUPPLEMENTARY INFORMATION Transfer printing stacked nanomembrane lasers on silicon Hongjun Yang 1,3, Deyin Zhao 1, Santhad Chuwongin 1, Jung-Hun Seo 2, Weiquan Yang 1, Yichen Shuai 1, Jesper Berggren 4, Mattias Hammar 4, Zhenqiang

More information

Copyright -International Centre for Diffraction Data 2010 ISSN

Copyright -International Centre for Diffraction Data 2010 ISSN 234 BRIDGING THE PRICE/PERFORMANCE GAP BETWEEN SILICON DRIFT AND SILICON PIN DIODE DETECTORS Derek Hullinger, Keith Decker, Jerry Smith, Chris Carter Moxtek, Inc. ABSTRACT Use of silicon drift detectors

More information

PROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS

PROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS PROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS The major design challenges of ASIC design consist of microscopic issues and macroscopic issues [1]. The microscopic issues are ultra-high

More information

ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs. Lecture Outline

ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs. Lecture Outline ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs Prof. Rensselaer Polytechnic Institute Troy, NY 12180 Office: CII-6229 Tel.: (518) 276-2909 e-mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s18/ecse

More information

SUPPLEMENTARY INFORMATION

SUPPLEMENTARY INFORMATION A transparent bending-insensitive pressure sensor Sungwon Lee 1,2, Amir Reuveny 1,2, Jonathan Reeder 1#, Sunghoon Lee 1,2, Hanbit Jin 1,2, Qihan Liu 5, Tomoyuki Yokota 1,2, Tsuyoshi Sekitani 1,2,3, Takashi

More information

p-n Junction Diodes Fabricated Using Poly (3-hexylthiophene-2,5-dyil) Thin Films And Nanofibers

p-n Junction Diodes Fabricated Using Poly (3-hexylthiophene-2,5-dyil) Thin Films And Nanofibers Proceedings of the National Conference On Undergraduate Research (NCUR) 2017 University of Memphis, TN Memphis, Tennessee April 6 8, 2017 p-n Junction Diodes Fabricated Using Poly (3-hexylthiophene-2,5-dyil)

More information

SiGe epitaxial memory for neuromorphic computing with reproducible high performance based on engineered dislocations

SiGe epitaxial memory for neuromorphic computing with reproducible high performance based on engineered dislocations SUPPLEMENTARY INFORMATION Articles https://doi.org/10.1038/s41563-017-0001-5 In the format provided by the authors and unedited. SiGe epitaxial memory for neuromorphic computing with reproducible high

More information

Author(s) Osamu; Nakamura, Tatsuya; Katagiri,

Author(s) Osamu; Nakamura, Tatsuya; Katagiri, TitleCryogenic InSb detector for radiati Author(s) Kanno, Ikuo; Yoshihara, Fumiki; Nou Osamu; Nakamura, Tatsuya; Katagiri, Citation REVIEW OF SCIENTIFIC INSTRUMENTS (2 2533-2536 Issue Date 2002-07 URL

More information

A transparent, conformable, active multielectrode array using organic electrochemical transistors

A transparent, conformable, active multielectrode array using organic electrochemical transistors Supplementary Information A transparent, conformable, active multielectrode array using organic electrochemical transistors Wonryung Lee a, Dongmin Kim a,b, Naoji Matsuhisa a, Masae Nagase a,b, Masaki

More information

SUPPLEMENTARY INFORMATION Polarization response of nanowires à la carte

SUPPLEMENTARY INFORMATION Polarization response of nanowires à la carte * Correspondence to anna.fontcuberta-morral@epfl.ch SUPPLEMENTARY INFORMATION Polarization response of nanowires à la carte Alberto Casadei, Esther Alarcon Llado, Francesca Amaduzzi, Eleonora Russo-Averchi,

More information

Supporting Information. Vertical Graphene-Base Hot-Electron Transistor

Supporting Information. Vertical Graphene-Base Hot-Electron Transistor Supporting Information Vertical Graphene-Base Hot-Electron Transistor Caifu Zeng, Emil B. Song, Minsheng Wang, Sejoon Lee, Carlos M. Torres Jr., Jianshi Tang, Bruce H. Weiller, and Kang L. Wang Department

More information

Digital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology

Digital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology K. N. Toosi University of Technology Chapter 7. Field-Effect Transistors By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology http://wp.kntu.ac.ir/faradji/digitalelectronics.htm

More information

Supplementary Figures

Supplementary Figures Supplementary Figures Supplementary Figure 1. The schematic of the perceptron. Here m is the index of a pixel of an input pattern and can be defined from 1 to 320, j represents the number of the output

More information

Design & Simulation of Multi Gate Piezoelectric FET Devices for Sensing Applications

Design & Simulation of Multi Gate Piezoelectric FET Devices for Sensing Applications Design & Simulation of Multi Gate Piezoelectric FET Devices for Sensing Applications Sunita Malik 1, Manoj Kumar Duhan 2 Electronics & Communication Engineering Department, Deenbandhu Chhotu Ram University

More information

An Introduction to CCDs. The basic principles of CCD Imaging is explained.

An Introduction to CCDs. The basic principles of CCD Imaging is explained. An Introduction to CCDs. The basic principles of CCD Imaging is explained. Morning Brain Teaser What is a CCD? Charge Coupled Devices (CCDs), invented in the 1970s as memory devices. They improved the

More information

High-Speed Scalable Silicon-MoS 2 P-N Heterojunction Photodetectors

High-Speed Scalable Silicon-MoS 2 P-N Heterojunction Photodetectors High-Speed Scalable Silicon-MoS 2 P-N Heterojunction Photodetectors Veerendra Dhyani 1, and Samaresh Das 1* 1 Centre for Applied Research in Electronics, Indian Institute of Technology Delhi, New Delhi-110016,

More information

Supplementary Information

Supplementary Information DOI: 1.138/NPHOTON.212.19 Supplementary Information Enhanced power conversion efficiency in polymer solar cells using an inverted device structure Zhicai He, Chengmei Zhong, Shijian Su, Miao Xu, Hongbin

More information

Organic Field Effect Transistors for Large Format Electronics. Contract: DASG Final Report. Technical Monitor: Latika Becker MDA

Organic Field Effect Transistors for Large Format Electronics. Contract: DASG Final Report. Technical Monitor: Latika Becker MDA Organic Field Effect Transistors for Large Format Electronics Contract: DASG60-02-0283 Final Report Technical Monitor: Latika Becker MDA Submitted by Dr. Andrew Wowchak June 19, 2003 SVT Associates, Inc.

More information

EE301 Electronics I , Fall

EE301 Electronics I , Fall EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials

More information

Supplementary Materials for

Supplementary Materials for advances.sciencemag.org/cgi/content/full/2/7/e1629/dc1 Supplementary Materials for Subatomic deformation driven by vertical piezoelectricity from CdS ultrathin films Xuewen Wang, Xuexia He, Hongfei Zhu,

More information