Design & Simulation of Multi Gate Piezoelectric FET Devices for Sensing Applications

Size: px
Start display at page:

Download "Design & Simulation of Multi Gate Piezoelectric FET Devices for Sensing Applications"

Transcription

1 Design & Simulation of Multi Gate Piezoelectric FET Devices for Sensing Applications Sunita Malik 1, Manoj Kumar Duhan 2 Electronics & Communication Engineering Department, Deenbandhu Chhotu Ram University of Science & Technology, Murthal, Sonepat, India Abstract The smart structural system, based on piezoelectric elements, have diverse applications as sensors as well as actuators utilizing direct piezoelectric effect to sense deformation and inverse effect to activate the structure. Simulation of pressure sensor device based on double gate and triple gate structures have been performed using Sentaurus TCAD tool for design and optimization of the sensors. The proposed structures have been analyzed for their improved sensitivity behaviour by measuring the change in drain current when force is applied. Better control ability of the gate on the threshold voltage in case of multi gate PE-FET makes them good candidates to replace single gate device in terms of improved current driving capabilities and sub threshold slope. Further better drain current values are obtained through proposed double and triple gate structures for PE-FET makes. Keywords PE-FET (Piezoelectric Field Effect Transistor); DG PE-FET; TG PE-FET; PVDF; MEMS; I. INTRODUCTION Sensors and actuators, also termed as transducers, serve the purpose of transformation of energy from one domain to another. There are many applications of piezoelectric materials including sensors to measure various physical parameters (like temperature, applied force, strain etc.), ultrasonic transducers, ultrasound system, microphones etc. Recent advancement in the field of sensing and actuation leads to development of new smart structures. A smart structure senses and controls its own characteristics. Among the entire range of materials used in sensing and actuation application, piezoelectric materials show the promising characteristics. Many researchers have used piezoelectric elements as sensors [1]. Several investigations have been carried out on touch sensing technologies in recent years. Many pressure sensors have been developed using different materials and transduction methods like resistive/piezoresistive, capacitive, optical, ultrasonic, piezoelectric etc. Most of these sensors are not suitable because of their size where high density of sensors is required. For increased integration density, revolutionary advances are required in transduction techniques. In wearable electronics, the flexibility requirement of tactile or pressure sensing can be met through piezoelectric material having high sensitivity, deformability, high thermal stability and low permittivity. These sensors detect the mechanical deformation caused by applied force and measure the required electrical parameters to provide measurable information [3], [4]. The piezoelectric sensors can be either ceramic or polymeric. The research related to the use of piezoelectric polymer in pressure sensor, tactile sensors has been growing rapidly. The piezoelectric polymer PVDF (Polyvinylidene fluoride) and its copolymers are the most promising material to be used in tactile sensor because of their ultra sensitivity and high deformability [5]. The piezoelectric property and sensitivity of these materials can improve the performance of pressure sensor. A device working as pressure sensor or tactile sensor can be designed utilizing the distributed sensor strategy, implemented by integration of number of devices on a substrate which can be rigid or flexible. The pressure sensor developed by integration of CMOS and MEMS (Micro-electro-mechanical systems) Technology results in reduced area and high Page 112

2 sensitivity of the sensor. For the design of flexible sensor array, organic FET based sensors have also been reported by researchers [7]. These sensors are having advantages of flexibility and low fabrication cost, but still not preferred over silicon based sensors for faster response applications. Low mobility of organic FET based sensor limits their use for measuring slow varying forces [5]. To introduce flexibility in sensor array, one possible alternate can be the design of sensors at micro or nano scale and connecting them through flexible interconnects. For such devices, integration of nano scale transducers with required signal conditioning electronic circuitry needs to be explored. A. Piezoelectric Material PVDF is a semi crystalline piezoelectric polymer, available in different phases (α, β) whose piezoelectric properties depend on polar crystalline phase. The most investigated phase is the β phase which is electrically active having highest electrical dipole moment and could be directly fabricated without any post treatment [3]. The PVDF material used in pressure sensors shows high piezoelectric coefficients which makes them favourable to be used in such applications. PVDF is also a promising piezoelectric polymer having wide range of applications in various other fields like acoustics, non destructive testing, health monitoring and artificial skin etc. Piezoelectricity in PVDF was first discovered in 1969, since then the researcher explored several other polymers and copolymers. The strain coefficient d 33 of piezoelectric polymers has lower value in comparison with piezoelectric ceramics, but having lower value of permittivity also leads to high value of voltage coefficient g 33, which are inversely proportional to permittivity. Researchers have shown that piezoelectricity also scales well with decreasing dimension for micro and nano sensors, provided polling control can be achieved in deposited piezoelectric films. It has been demonstrated literature that piezoelectric activity can be retained in piezoelectric film of nano scale thickness and energy density also scales well with small volume structures. This enables high integration density and reduces the voltage requirement for signal conditioning electronics. II. CONCEPT OF MULTI GATE PE-FET The electrostatic integrity of MOSFET can be enhanced by using multi gate structures as compared to planer bulk MOSFET structure which further results in lower drain voltage and threshold voltage variability. Many researches, found in literature, have shown that multi gate transistors offer excellent performance in terms of sub threshold slope, drain current and transconductance. Due to improved gate controllability, double Gate MOSFET has lower threshold voltage making it suitable for nano electronics application. The integration of piezoelectric capacitor with MOSFET, PE-FET device, has already been investigated for local amplification of charge generated by the piezoelectric capacitor when used in force sensing mode [1]. Further if the dimensions are to be scaled, different PE- FET structures need to be investigated. Moreover, the gate voltage, applied for local amplification of generated charge, can alter the piezoelectric and dielectric properties of the material. To evade these changes in material properties, multi gate PE-FET structures have been proposed. In multi gate structures, asymmetric gate strategy has been employed. Contact force to be measured has been applied at one gate and voltage for amplification of charge at another. Different structures that are simulated to analyze change in drain current with and without external applied force are discussed in next section. Page 113

3 III. SIMULATION OF SINGLE GATE PE-FET DEVICE In piezoelectric materials, a potential is created when mechanical stress is applied due to piezoelectric effect. This potential can control the transport phenomena of charge carriers, if used as gate voltage of underlying MOSFET device and can be used as force sensing element while embedded with MOSFET. Transducer action of the piezoelectric-fet device is demonstrated by converting applied pressure into electrical voltage/charge generated. There is a linear relationship between voltage generated by piezoelectric capacitor and various input pressure applied [1]. In this simulation, the device with channel length 1µm, effective channel length 200nm, oxide thickness 10nm and different thickness of PVDF layer have been considered. The simulation has been done for range of forces applied at gate area. The transfer curve shows the change in drain current when different forces are applied and also shift in threshold voltage that occurs because of inclusion of piezoelectric layer which provide local amplification of charge as well as improvement in sub threshold slope due to negative capacitance of piezoelectric material. This change in current can further be used to calculate contact forces by using signal processing circuitry. (a) (b) Fig 1: (a) Geometrical illustration of PE-FET device. (b) Transfer characteristics of PE-FET device showing change in drain current when force is applied at gate area. (a) (b) Fig. 2: Transfer characteristics of PE-FET device without and with different forces applied at gate and different piezoelectric layer thickness i.e. (a) 100nm and (b) 50nm. Page 114

4 Figure 2 shows transfer characteristics of PE-FET device with two different piezoelectric layer thickness, 100nm and 50nm. For these simulations, doping concentrations have also been changed resulting in increased drain current in comparision with previous simulation. The characteristics shows increase in drain cureent with applied force and shift in threshold voltage which enables use of this device for low voltage operations. IV. SIMULATION OF MULTI GATE PE-FET DEVICE To evade the changes in material properties because of applied gate voltage, multi gate PE-FET structures have been proposed. Asymmetric gate strategy has been employed to simulate double gate and triple gate structures. In DG PE-FET, Contact force to be measured has been applied at one gate and voltage for amplification of charge at another. Figure 3 (a & b) shows geometrical illustration of DG PE-FET using two different structures, one having lightly doped channel between drain and source regions with top and bottom gate electrodes and other using silicon on insulator technology to reduce parasitic capacitance. The device performance would be improved by using double gate approach, as the gate voltage applied at back gate will not affect dielectric properties of piezoelectric layer and will also incorporate advantages of double gate MOSFET to enhance device performance. (a) (b) (c) Fig. 3: (a) Geometrical illustration of DG PE-FET device. (b) DG PE-FET using SOI technology. (c) Cross-sectional view of TG PE-FET device Fig. 3(c) shows cross-sectional view of triple gate PE-FET. Triple gate MOSFET structures have already been reported in literature [16]. These structures have excellent shortchannel effect reduction, high transconductance and ideal sub threshold slope. Similar structures have been simulated to be used a pressure sensor. The force is applied at top gate terminal and voltage at side gates in symmetric mode for local amplification of channel charge. Transfer characteristics of TG PE-FET devices (ᴨ model and SOI TG PE-FET) and their comparison with DG PE-FET devices are shown in figure 4. Page 115

5 (a) (b) Fig. 4: Transfer characteristics and comparision of (a) DG PE-FET & TG PE-FET device without and with force applied at gate, (b) SOI DG PE-FET & TG PE-FET Devices Better control ability of the gate on the threshold voltage in case of multi gate PE-FET makes them good candidates to replace single gate device in terms of improved current driving capabilities and sub threshold slope. V. CONCLUSIONS Simulation of pressure sensor device based on double gate and triple gate structures have been performed using Sentaurus TCAD tool. The transfer characteristics of proposed structures have been analysed by measuring the change in drain current when different forces are applied. In single gate device there is approximately 7% increment in drain current when force of 1N is applied at gate area while comparing with drain current with no force applied. This increment can be further used by signal processing unit to extract contact force information. In case of DG PE-FET and TG PE-FET devices, this increment is approximately 7.69% and 10% respectively. In case of SOI double gate and triple gate devices, increase in drain current is 6.12% and 6.52% but simultaneously it provides reduced parasitic capacitances and better control on threshold voltage variability. The multi gate PE-FET devices provide improved current driving capabilities and sub threshold slope. REFERENCES [1] Sunita Malik, Manoj Kumar Duhan, Simulation of Piezoelectric Transducer Based Pressure Sensor, International Journal of Computer Application, Issue 8, Vol. 1, 2018 [2] Sunita Malik, Manoj Kumar Duhan, Analytical Modeling of Piezoelectric-FET Device based Pressure Sensor International Journal of Computational Engineering & Management. (In Press) [3] Chandrashekhar Bendigeri et al., Detailed Formulation and Programming Method for Piezoelectric Finite Element, International Journal of Pure Appl. Sci. Technol., 7(1), pp. 1-21, [4] Jayant Sirohi and Inderjit Chopra, Fundamental understanding of Piezoelectric Strain Sensors, Journal of Intelligent Material Systems and Structures, Vol.11, pp ,April [5] Antonio L. Gama et al., Proposal of new Strain Transducer based on Piezoelectric Sensors, IEEE Sensors Journal, vol. 15, No. 11, Nov [6] M.R. Cutkesky et al., Force & Tectile Sensors, Springer Handbook of Robotics, Springer, pp , Page 116

6 [7] Sunita Malik, Manoj Duhan, Piezoelectric Semiconductor Devices: A Study for Device Modelling, National conference on Contemporary Techniques & Technologies in Electronics Engineering (NCCTTEE-2013), March 13-14, [8] S.L. Miller et al., Device Modeling of Ferroelectric Capacitors, Journal of Applied Physics, 68(12), December [9] G. Pahwa et al., Compact model for ferroelectric negative capacitance transistor with MFIS structure, IEEE Trans. Electron Devices 64, (2017). [10] Yan Zhang et al., Fundamental Theory of Piezotronics, Advanced Materials, 23, pp , [11] Chang Liu, Foundations of MEMS, 2nd ed., Perason [12] Varadarajan, E., & Bhanusri, M., Design and simulation of Unimorph Piezoelectric Energy Harvesting System, COMSOL Conference in Bangalore, pp , [13] S. M. Sze, Physics of Semiconductor Devices, 2nd ed. New York, Wiley, [14] G. Pahwa et al., Compact model for ferroelectric negative capacitance transistor with MFIS structure, IEEE Trans. Electron Devices 64, (2017). [15] Xiao, Y. et al., An improved model for the surface potential and drain current in negative capacitance field effect transistors, RSC Adv. 6, (2016). [16] M. Zakir Hossain et al., Electrical characteristics if trigate FINFET, Global Journal of Researches in Engineering, vol. 11, Issue 7, Dec Page 117

Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method

Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method S.P. Venu Madhava Rao E.V.L.N Rangacharyulu K.Lal Kishore Professor, SNIST Professor, PSMCET Registrar, JNTUH Abstract As the process technology

More information

Design and Analysis of Double Gate MOSFET Devices using High-k Dielectric

Design and Analysis of Double Gate MOSFET Devices using High-k Dielectric International Journal of Electrical Engineering. ISSN 0974-2158 Volume 7, Number 1 (2014), pp. 53-60 International Research Publication House http://www.irphouse.com Design and Analysis of Double Gate

More information

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) 3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) Pei W. Ding, Kristel Fobelets Department of Electrical Engineering, Imperial College London, U.K. J. E. Velazquez-Perez

More information

2014, IJARCSSE All Rights Reserved Page 1352

2014, IJARCSSE All Rights Reserved Page 1352 Volume 4, Issue 3, March 2014 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Double Gate N-MOSFET

More information

Lecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007

Lecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007 6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 33-1 Lecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007 Contents: 1. MOSFET scaling

More information

MEMS in ECE at CMU. Gary K. Fedder

MEMS in ECE at CMU. Gary K. Fedder MEMS in ECE at CMU Gary K. Fedder Department of Electrical and Computer Engineering and The Robotics Institute Carnegie Mellon University Pittsburgh, PA 15213-3890 fedder@ece.cmu.edu http://www.ece.cmu.edu/~mems

More information

Design & Performance Analysis of DG-MOSFET for Reduction of Short Channel Effect over Bulk MOSFET at 20nm

Design & Performance Analysis of DG-MOSFET for Reduction of Short Channel Effect over Bulk MOSFET at 20nm RESEARCH ARTICLE OPEN ACCESS Design & Performance Analysis of DG- for Reduction of Short Channel Effect over Bulk at 20nm Ankita Wagadre*, Shashank Mane** *(Research scholar, Department of Electronics

More information

A Review of MEMS Based Piezoelectric Energy Harvester for Low Frequency Applications

A Review of MEMS Based Piezoelectric Energy Harvester for Low Frequency Applications Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 9, September 2014,

More information

Effect of Channel Doping Concentration on the Impact ionization of n- Channel Fully Depleted SOI MOSFET

Effect of Channel Doping Concentration on the Impact ionization of n- Channel Fully Depleted SOI MOSFET International Journal of Engineering Works Kambohwell Publisher Enterprises Vol. 2, Issue 2, PP. 18-22, Feb. 2015 www.kwpublisher.com Effect of Channel Doping Concentration on the Impact ionization of

More information

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known

More information

Design of Nano-Electro Mechanical (NEM) Relay Based Nano Transistor for Power Efficient VLSI Circuits

Design of Nano-Electro Mechanical (NEM) Relay Based Nano Transistor for Power Efficient VLSI Circuits Design of Nano-Electro Mechanical (NEM) Relay Based Nano Transistor for Power Efficient VLSI Circuits Arul C 1 and Dr. Omkumar S 2 1 Research Scholar, SCSVMV University, Kancheepuram, India. 2 Associate

More information

INTRODUCTION: Basic operating principle of a MOSFET:

INTRODUCTION: Basic operating principle of a MOSFET: INTRODUCTION: Along with the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available whose Gate input is electrically insulated from the main current carrying

More information

A BRIEF STUDY ON CHALLENGES OF MOSFET AND EVOLUTION OF FINFETS

A BRIEF STUDY ON CHALLENGES OF MOSFET AND EVOLUTION OF FINFETS A BRIEF STUDY ON CHALLENGES OF MOSFET AND EVOLUTION OF FINFETS ABSTRACT J.Shailaja 1, Y.Priya 2 1 ECE Department, Sphoorthy Engineering College (India) 2 ECE,Sphoorthy Engineering College, (India) The

More information

Semiconductor Physics and Devices

Semiconductor Physics and Devices Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because

More information

Body-Biased Complementary Logic Implemented Using AlN Piezoelectric MEMS Switches

Body-Biased Complementary Logic Implemented Using AlN Piezoelectric MEMS Switches University of Pennsylvania From the SelectedWorks of Nipun Sinha 29 Body-Biased Complementary Logic Implemented Using AlN Piezoelectric MEMS Switches Nipun Sinha, University of Pennsylvania Timothy S.

More information

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET Ch. 13 MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor : I D D-mode E-mode V g The gate oxide is made of dielectric SiO 2 with e = 3.9 Depletion-mode operation ( 공핍형 ): Using an input gate voltage

More information

A new Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications

A new Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications A new Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications Radhakrishnan Sithanandam and M. Jagadesh Kumar, Senior Member, IEEE Department of Electrical Engineering Indian Institute

More information

ANALYTICAL MODELING AND CHARACTERIZATION OF CYLINDRICAL GATE ALL AROUND MOSFET

ANALYTICAL MODELING AND CHARACTERIZATION OF CYLINDRICAL GATE ALL AROUND MOSFET ANALYTICAL MODELING AND CHARACTERIZATION OF CYLINDRICAL GATE ALL AROUND MOSFET Shailly Garg 1, Prashant Mani Yadav 2 1 Student, SRM University 2 Assistant Professor, Department of Electronics and Communication,

More information

NOISE IN MEMS PIEZORESISTIVE CANTILEVER

NOISE IN MEMS PIEZORESISTIVE CANTILEVER NOISE IN MEMS PIEZORESISTIVE CANTILEVER Udit Narayan Bera Mechatronics, IIITDM Jabalpur, (India) ABSTRACT Though pezoresistive cantilevers are very popular for various reasons, they are prone to noise

More information

An Analytical model of the Bulk-DTMOS transistor

An Analytical model of the Bulk-DTMOS transistor Journal of Electron Devices, Vol. 8, 2010, pp. 329-338 JED [ISSN: 1682-3427 ] Journal of Electron Devices www.jeldev.org An Analytical model of the Bulk-DTMOS transistor Vandana Niranjan Indira Gandhi

More information

Solid State Device Fundamentals

Solid State Device Fundamentals Solid State Device Fundamentals 4.4. Field Effect Transistor (MOSFET) ENS 463 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 4N101b 1 Field-effect transistor (FET)

More information

Sensitivity Analysis of MEMS Flexure FET with Multiple Gates

Sensitivity Analysis of MEMS Flexure FET with Multiple Gates Sensitivity Analysis of MEMS Flexure FET with Multiple Gates K.Spandana *1, N.Nagendra Reddy *2, N.Siddaiah #3 # 1 PG Student Department of ECE in K.L.University Green fields-522502, AP, India # 2 PG Student

More information

Future MOSFET Devices using high-k (TiO 2 ) dielectric

Future MOSFET Devices using high-k (TiO 2 ) dielectric Future MOSFET Devices using high-k (TiO 2 ) dielectric Prerna Guru Jambheshwar University, G.J.U.S. & T., Hisar, Haryana, India, prernaa.29@gmail.com Abstract: In this paper, an 80nm NMOS with high-k (TiO

More information

CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE

CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE 49 CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE 3.1 INTRODUCTION A qualitative notion of threshold voltage V th is the gate-source voltage at which an inversion channel forms, which

More information

Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS2/h- BN/graphene heterostructures. a, c d Supplementary Figure 2

Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS2/h- BN/graphene heterostructures. a, c d Supplementary Figure 2 Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS 2 /hon a 300- BN/graphene heterostructures. a, CVD-grown b, Graphene was patterned into graphene strips by oxygen monolayer

More information

Design of 45 nm Fully Depleted Double Gate SOI MOSFET

Design of 45 nm Fully Depleted Double Gate SOI MOSFET Design of 45 nm Fully Depleted Double Gate SOI MOSFET 1. Mini Bhartia, 2. Shrutika. Satyanarayana, 3. Arun Kumar Chatterjee 1,2,3. Thapar University, Patiala Abstract Advanced MOSFETS such as Fully Depleted

More information

INTRODUCTION TO MOS TECHNOLOGY

INTRODUCTION TO MOS TECHNOLOGY INTRODUCTION TO MOS TECHNOLOGY 1. The MOS transistor The most basic element in the design of a large scale integrated circuit is the transistor. For the processes we will discuss, the type of transistor

More information

Semiconductor Memory: DRAM and SRAM. Department of Electrical and Computer Engineering, National University of Singapore

Semiconductor Memory: DRAM and SRAM. Department of Electrical and Computer Engineering, National University of Singapore Semiconductor Memory: DRAM and SRAM Outline Introduction Random Access Memory (RAM) DRAM SRAM Non-volatile memory UV EPROM EEPROM Flash memory SONOS memory QD memory Introduction Slow memories Magnetic

More information

Performance advancement of High-K dielectric MOSFET

Performance advancement of High-K dielectric MOSFET Performance advancement of High-K dielectric MOSFET Neha Thapa 1 Lalit Maurya 2 Er. Rajesh Mehra 3 M.E. Student M.E. Student Associate Prof. ECE NITTTR, Chandigarh NITTTR, Chandigarh NITTTR, Chandigarh

More information

TCAD SIMULATION STUDY OF FINFET BASED LNA

TCAD SIMULATION STUDY OF FINFET BASED LNA Research Article TCAD SIMULATION STUDY OF FINFET BASED LNA K K Nagarajan 1, N Vinodh Kumar 2 and R Srinivasan 2 Address for Correspondence 1 Department of Computer Science, SSN College of Engineering,

More information

Substrate Bias Effects on Drain Induced Barrier Lowering (DIBL) in Short Channel NMOS FETs

Substrate Bias Effects on Drain Induced Barrier Lowering (DIBL) in Short Channel NMOS FETs Australian Journal of Basic and Applied Sciences, 3(3): 1640-1644, 2009 ISSN 1991-8178 Substrate Bias Effects on Drain Induced Barrier Lowering (DIBL) in Short Channel NMOS FETs 1 1 1 1 2 A. Ruangphanit,

More information

Parameter Extraction and Analysis of Pentacene Thin Film Transistor with Different Insulators

Parameter Extraction and Analysis of Pentacene Thin Film Transistor with Different Insulators Parameter Extraction and Analysis of Pentacene Thin Film Transistor with Different Insulators Poornima Mittal 1, 4, Anuradha Yadav 2, Y. S. Negi 3, R. K. Singh 4 and Nishant Tripathi 2 1 Graphic Era University

More information

Performance Evaluation of MISISFET- TCAD Simulation

Performance Evaluation of MISISFET- TCAD Simulation Performance Evaluation of MISISFET- TCAD Simulation Tarun Chaudhary Gargi Khanna Rajeevan Chandel ABSTRACT A novel device n-misisfet with a dielectric stack instead of the single insulator of n-mosfet

More information

Semiconductor Devices

Semiconductor Devices Semiconductor Devices - 2014 Lecture Course Part of SS Module PY4P03 Dr. P. Stamenov School of Physics and CRANN, Trinity College, Dublin 2, Ireland Hilary Term, TCD 3 th of Feb 14 MOSFET Unmodified Channel

More information

International Journal of Scientific & Engineering Research, Volume 6, Issue 2, February-2015 ISSN

International Journal of Scientific & Engineering Research, Volume 6, Issue 2, February-2015 ISSN Performance Evaluation and Comparison of Ultra-thin Bulk (UTB), Partially Depleted and Fully Depleted SOI MOSFET using Silvaco TCAD Tool Seema Verma1, Pooja Srivastava2, Juhi Dave3, Mukta Jain4, Priya

More information

In this lecture we will begin a new topic namely the Metal-Oxide-Semiconductor Field Effect Transistor.

In this lecture we will begin a new topic namely the Metal-Oxide-Semiconductor Field Effect Transistor. Solid State Devices Dr. S. Karmalkar Department of Electronics and Communication Engineering Indian Institute of Technology, Madras Lecture - 38 MOS Field Effect Transistor In this lecture we will begin

More information

Alternatives to standard MOSFETs. What problems are we really trying to solve?

Alternatives to standard MOSFETs. What problems are we really trying to solve? Alternatives to standard MOSFETs A number of alternative FET schemes have been proposed, with an eye toward scaling up to the 10 nm node. Modifications to the standard MOSFET include: Silicon-in-insulator

More information

Session 3: Solid State Devices. Silicon on Insulator

Session 3: Solid State Devices. Silicon on Insulator Session 3: Solid State Devices Silicon on Insulator 1 Outline A B C D E F G H I J 2 Outline Ref: Taurand Ning 3 SOI Technology SOl materials: SIMOX, BESOl, and Smart Cut SIMOX : Synthesis by IMplanted

More information

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices Anri Nakajima Research Center for Nanodevices and Systems, Hiroshima University 1-4-2 Kagamiyama, Higashi-Hiroshima,

More information

Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness

Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness MIT International Journal of Electronics and Communication Engineering, Vol. 4, No. 2, August 2014, pp. 81 85 81 Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness Alpana

More information

Optimization of Threshold Voltage for 65nm PMOS Transistor using Silvaco TCAD Tools

Optimization of Threshold Voltage for 65nm PMOS Transistor using Silvaco TCAD Tools IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 6, Issue 1 (May. - Jun. 2013), PP 62-67 Optimization of Threshold Voltage for 65nm PMOS Transistor

More information

EFFECT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH ON DRAIN CURRENT OF SILICON N-MOSFET

EFFECT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH ON DRAIN CURRENT OF SILICON N-MOSFET EFFECT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH ON DRAIN CURRENT OF SILICON N-MOSFET A.S.M. Bakibillah Nazibur Rahman Dept. of Electrical & Electronic Engineering, American International University Bangladesh

More information

FUNDAMENTALS OF MODERN VLSI DEVICES

FUNDAMENTALS OF MODERN VLSI DEVICES 19-13- FUNDAMENTALS OF MODERN VLSI DEVICES YUAN TAUR TAK H. MING CAMBRIDGE UNIVERSITY PRESS Physical Constants and Unit Conversions List of Symbols Preface page xi xiii xxi 1 INTRODUCTION I 1.1 Evolution

More information

Numerical Simulation of a Nanoscale DG N-MOSFET Using SILVACO Software

Numerical Simulation of a Nanoscale DG N-MOSFET Using SILVACO Software Numerical Simulation of a Nanoscale DG N-MOSFET Using SILVACO Software Ahlam Guen Faculty of Technology Tlemcen University Tlemcen,Algeria guenahlam@yahoo.fr Benyounes Bouazza Faculty of Technology. Tlemcen

More information

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5950 Simple Transistor

More information

Organic Electronics. Information: Information: 0331a/ 0442/

Organic Electronics. Information: Information:  0331a/ 0442/ Organic Electronics (Course Number 300442 ) Spring 2006 Organic Field Effect Transistors Instructor: Dr. Dietmar Knipp Information: Information: http://www.faculty.iubremen.de/course/c30 http://www.faculty.iubremen.de/course/c30

More information

EFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON NQS DELAY, INTRINSIC GAIN AND NF IN JUNCTIONLESS FETS

EFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON NQS DELAY, INTRINSIC GAIN AND NF IN JUNCTIONLESS FETS EFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON NQS DELAY, INTRINSIC GAIN AND NF IN JUNCTIONLESS FETS B. Lakshmi 1 and R. Srinivasan 2 1 School of Electronics Engineering, VIT University, Chennai,

More information

Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018

Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 ECE 658 Sp 2018 Semiconductor Materials and Device Characterizations OUTLINE Background FinFET Future Roadmap Keeping up w/ Moore s Law

More information

Design and Simulation of Compact, High Capacitance Ratio RF MEMS Switches using High-K Dielectric Material

Design and Simulation of Compact, High Capacitance Ratio RF MEMS Switches using High-K Dielectric Material Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 3, Number 5 (2013), pp. 579-584 Research India Publications http://www.ripublication.com/aeee.htm Design and Simulation of Compact,

More information

Design of Micro robotic Detector Inspiration from the fly s eye

Design of Micro robotic Detector Inspiration from the fly s eye Design of Micro robotic Detector Inspiration from the fly s eye Anshi Liang and Jie Zhou Dept. of Electrical Engineering and Computer Science University of California, Berkeley, CA 947 ABSTRACT This paper

More information

AN ELECTRET-BASED PRESSURE SENSITIVE MOS TRANSISTOR

AN ELECTRET-BASED PRESSURE SENSITIVE MOS TRANSISTOR 587 AN ELECTRET-BASED PRESSURE SENSITIVE MOS TRANSISTOR J.A. Voorthuyzen and P. Bergveld Twente University, P.O. Box 217, 7500 AE Enschede The Netherlands ABSTRACT The operation of the Metal Oxide Semiconductor

More information

6.012 Microelectronic Devices and Circuits

6.012 Microelectronic Devices and Circuits Page 1 of 13 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Microelectronic Devices and Circuits Final Eam Closed Book: Formula sheet provided;

More information

Charge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s

Charge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s Charge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s Michelly de Souza 1 and Marcelo Antonio Pavanello 1,2 1 Laboratório de Sistemas Integráveis,

More information

DEVICE AND TECHNOLOGY SIMULATION OF IGBT ON SOI STRUCTURE

DEVICE AND TECHNOLOGY SIMULATION OF IGBT ON SOI STRUCTURE Materials Physics and Mechanics 20 (2014) 111-117 Received: April 29, 2014 DEVICE AND TECHNOLOGY SIMULATION OF IGBT ON SOI STRUCTURE I. Lovshenko, V. Stempitsky *, Tran Tuan Trung Belarusian State University

More information

PERFORMANCE ANALYSIS OF MEMS MICROHEATER BY OPTIMIZING COIL DESIGN USING COVENTORWARE

PERFORMANCE ANALYSIS OF MEMS MICROHEATER BY OPTIMIZING COIL DESIGN USING COVENTORWARE Journal of Research in Engineering and Applied Sciences PERFORMANCE ANALYSIS OF MEMS MICROHEATER BY OPTIMIZING COIL DESIGN USING COVENTORWARE Karan S. Shah1, Samiksha R. Gupta2, Gauri M. Dalvi3, Surendra

More information

Piezoelectric Sensors and Actuators

Piezoelectric Sensors and Actuators Piezoelectric Sensors and Actuators Outline Piezoelectricity Origin Polarization and depolarization Mathematical expression of piezoelectricity Piezoelectric coefficient matrix Cantilever piezoelectric

More information

Characterization of Variable Gate Oxide Thickness MOSFET with Non-Uniform Oxide Thicknesses for Sub-Threshold Leakage Current Reduction

Characterization of Variable Gate Oxide Thickness MOSFET with Non-Uniform Oxide Thicknesses for Sub-Threshold Leakage Current Reduction 2012 International Conference on Solid-State and Integrated Circuit (ICSIC 2012) IPCSIT vol. 32 (2012) (2012) IACSIT Press, Singapore Characterization of Variable Gate Oxide Thickness MOSFET with Non-Uniform

More information

BICMOS Technology and Fabrication

BICMOS Technology and Fabrication 12-1 BICMOS Technology and Fabrication 12-2 Combines Bipolar and CMOS transistors in a single integrated circuit By retaining benefits of bipolar and CMOS, BiCMOS is able to achieve VLSI circuits with

More information

Micro-nanosystems for electrical metrology and precision instrumentation

Micro-nanosystems for electrical metrology and precision instrumentation Micro-nanosystems for electrical metrology and precision instrumentation A. Bounouh 1, F. Blard 1,2, H. Camon 2, D. Bélières 1, F. Ziadé 1 1 LNE 29 avenue Roger Hennequin, 78197 Trappes, France, alexandre.bounouh@lne.fr

More information

ISSN: [Soni* et al., 6(4): April, 2017] Impact Factor: 4.116

ISSN: [Soni* et al., 6(4): April, 2017] Impact Factor: 4.116 IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY A COMPARITIVELY ANALISIS OF VARIOUS CMOS FINFET STRUCTURE Ragini Soni*, Mrs. Jyotsna Sagar * M.Tech Student (VLSI ) Asst. Professor,

More information

Design of Gate-All-Around Tunnel FET for RF Performance

Design of Gate-All-Around Tunnel FET for RF Performance Drain Current (µa/µm) International Journal of Computer Applications (97 8887) International Conference on Innovations In Intelligent Instrumentation, Optimization And Signal Processing ICIIIOSP-213 Design

More information

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline: ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline: Metal-Semiconductor Junctions MOSFET Basic Operation MOS Capacitor Things you should know when you leave Key Questions What is the

More information

M. Jagadesh Kumar and G. Venkateshwar Reddy Department of Electrical Engineering, Indian Institute of Technology, Hauz Khas, New Delhi , India

M. Jagadesh Kumar and G. Venkateshwar Reddy Department of Electrical Engineering, Indian Institute of Technology, Hauz Khas, New Delhi , India M. Jagadesh Kumar and G. V. Reddy, "Diminished Short Channel Effects in Nanoscale Double- Gate Silicon-on-Insulator Metal Oxide Field Effect Transistors due to Induced Back-Gate Step Potential," Japanese

More information

A Trapezoidal Cross-Section Stacked Gate FinFET with Gate Extension for Improved Gate Control

A Trapezoidal Cross-Section Stacked Gate FinFET with Gate Extension for Improved Gate Control A Trapezoidal Cross-Section Stacked Gate FinFET with Gate Extension for Improved Gate Control Sangeeta Mangesh 1 Research Scholar Dr. APJ Abdul Kalam Technical University Lucknow, India Pradeep Chopra

More information

Supporting Information

Supporting Information Supporting Information Fabrication and Transfer of Flexible Few-Layers MoS 2 Thin Film Transistors to any arbitrary substrate Giovanni A. Salvatore 1, *, Niko Münzenrieder 1, Clément Barraud 2, Luisa Petti

More information

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I MEASUREMENT AND INSTRUMENTATION STUDY NOTES The MOSFET The MOSFET Metal Oxide FET UNIT-I As well as the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available

More information

Session 10: Solid State Physics MOSFET

Session 10: Solid State Physics MOSFET Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)

More information

Index. bias current, 61, 145 critical, 61, 64, 108, 161 start-up, 109 bilinear function, 11, 43, 167

Index. bias current, 61, 145 critical, 61, 64, 108, 161 start-up, 109 bilinear function, 11, 43, 167 Bibliography 1. W. G. Cady. Method of Maintaining Electric Currents of Constant Frequency, US patent 1,472,583, filed May 28, 1921, issued Oct. 30, 1923. 2. G. W. Pierce, Piezoelectric Crystal Resonators

More information

Three Terminal Devices

Three Terminal Devices Three Terminal Devices - field effect transistor (FET) - bipolar junction transistor (BJT) - foundation on which modern electronics is built - active devices - devices described completely by considering

More information

DURING the past decade, CMOS technology has seen

DURING the past decade, CMOS technology has seen IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 9, SEPTEMBER 2004 1463 Investigation of the Novel Attributes of a Fully Depleted Dual-Material Gate SOI MOSFET Anurag Chaudhry and M. Jagadesh Kumar,

More information

A Review of Analytical Modelling Of Thermal Noise in MOSFET

A Review of Analytical Modelling Of Thermal Noise in MOSFET A Review of Analytical Modelling Of Thermal Noise in MOSFET Seemadevi B. Patil, Kureshi Abdul Kadir AP, Jayawantrao Sawant College of Engineering, Pune, Maharashtra, India Principal, Vishwabharati Academy

More information

FinFET Devices and Technologies

FinFET Devices and Technologies FinFET Devices and Technologies Jack C. Lee The University of Texas at Austin NCCAVS PAG Seminar 9/25/14 Material Opportunities for Semiconductors 1 Why FinFETs? Planar MOSFETs cannot scale beyond 22nm

More information

A Novel Technique for Suppression of Corner Effect in Square Gate All Around Mosfet

A Novel Technique for Suppression of Corner Effect in Square Gate All Around Mosfet Electrical and Electronic Engineering 01, (5): 336-341 DOI: 10.593/j.eee.01005.14 A Novel Technique for Suppression of Corner Effect in Square Gate All Around Mosfet Santanu Sharma *, Kabita Chaudhury

More information

Drain. Drain. [Intel: bulk-si MOSFETs]

Drain. Drain. [Intel: bulk-si MOSFETs] 1 Introduction For more than 40 years, the evolution and growth of very-large-scale integration (VLSI) silicon-based integrated circuits (ICs) have followed from the continual shrinking, or scaling, of

More information

DESIGN OF 20 nm FinFET STRUCTURE WITH ROUND FIN CORNERS USING SIDE SURFACE SLOPE VARIATION

DESIGN OF 20 nm FinFET STRUCTURE WITH ROUND FIN CORNERS USING SIDE SURFACE SLOPE VARIATION Journal of Electron Devices, Vol. 18, 2013, pp. 1537-1542 JED [ISSN: 1682-3427 ] DESIGN OF 20 nm FinFET STRUCTURE WITH ROUND FIN CORNERS USING SIDE SURFACE SLOPE VARIATION Suman Lata Tripathi and R. A.

More information

Variation-Aware Design for Nanometer Generation LSI

Variation-Aware Design for Nanometer Generation LSI HIRATA Morihisa, SHIMIZU Takashi, YAMADA Kenta Abstract Advancement in the microfabrication of semiconductor chips has made the variations and layout-dependent fluctuations of transistor characteristics

More information

MOSFET & IC Basics - GATE Problems (Part - I)

MOSFET & IC Basics - GATE Problems (Part - I) MOSFET & IC Basics - GATE Problems (Part - I) 1. Channel current is reduced on application of a more positive voltage to the GATE of the depletion mode n channel MOSFET. (True/False) [GATE 1994: 1 Mark]

More information

THRESHOLD VOLTAGE CONTROL SCHEMES

THRESHOLD VOLTAGE CONTROL SCHEMES THRESHOLD VOLTAGE CONTROL SCHEMES IN FINFETS V. Narendar 1, Ramanuj Mishra 2, Sanjeev Rai 3, Nayana R 4 and R. A. Mishra 5 Department of Electronics & Communication Engineering, MNNIT-Allahabad Allahabad-211004,

More information

Simulation of Organic Thin Film Transistor at both Device and Circuit Levels

Simulation of Organic Thin Film Transistor at both Device and Circuit Levels 16 th International Conference on AEROSPACE SCIENCES & AVIATION TECHNOLOGY, ASAT - 16 May 26-28, 2015, E-Mail: asat@mtc.edu.eg Military Technical College, Kobry Elkobbah, Cairo, Egypt Tel : +(202) 24025292

More information

Abhinav Kranti, Rashmi, S Haldar 1 & R S Gupta

Abhinav Kranti, Rashmi, S Haldar 1 & R S Gupta Indian Journal of Pure & Applied Physics Vol. 4, March 004, pp 11-0 Modelling of threshold voltage adjustment in fully depleted double gate (DG) SOI MOSFETs in volume inversion to quantify requirements

More information

IMPROVED CURRENT MIRROR OUTPUT PERFORMANCE BY USING GRADED-CHANNEL SOI NMOSFETS

IMPROVED CURRENT MIRROR OUTPUT PERFORMANCE BY USING GRADED-CHANNEL SOI NMOSFETS IMPROVED CURRENT MIRROR OUTPUT PERFORMANCE BY USING GRADED-CHANNEL SOI NMOSFETS Marcelo Antonio Pavanello *, João Antonio Martino and Denis Flandre 1 Laboratório de Sistemas Integráveis Escola Politécnica

More information

The Design of SET-CMOS Hybrid Logic Style of 1-Bit Comparator

The Design of SET-CMOS Hybrid Logic Style of 1-Bit Comparator The Design of SET-CMOS Hybrid Logic Style of 1-Bit Comparator A. T. Fathima Thuslim Department of Electronics and communication Engineering St. Peters University, Avadi, Chennai, India Abstract: Single

More information

Effect of High-k Gate on the functioning of MOSFET at nano meter sizes

Effect of High-k Gate on the functioning of MOSFET at nano meter sizes IOSR Journal of Engineering (IOSRJEN) ISSN (e): 2250-3021, ISSN (p): 2278-8719 Vol. 08, Issue 11 (November. 2018), V (III) PP 49-53 www.iosrjen.org Effect of High-k Gate on the functioning of MOSFET at

More information

Dual Metal Gate and Conventional MOSFET at Sub nm for Analog Application

Dual Metal Gate and Conventional MOSFET at Sub nm for Analog Application Dual Metal Gate and Conventional MOSFET at Sub nm for Analog Application Sonal Aggarwal 1 and Rajbir Singh 2 1 Department of Electronic Science, Kurukshetra university,kurukshetra sonal.aggarwal88@gmail.com

More information

DG-FINFET LOGIC DESIGN USING 32NM TECHNOLOGY

DG-FINFET LOGIC DESIGN USING 32NM TECHNOLOGY International Journal of Knowledge Management & e-learning Volume 3 Number 1 January-June 2011 pp. 1-5 DG-FINFET LOGIC DESIGN USING 32NM TECHNOLOGY K. Nagarjuna Reddy 1, K. V. Ramanaiah 2 & K. Sudheer

More information

Simulation and Analysis of Dual Gate Organic Thin Film Transistor and its inverter circuit using SILVACO

Simulation and Analysis of Dual Gate Organic Thin Film Transistor and its inverter circuit using SILVACO Simulation and Analysis of Dual Gate Organic Thin Film Transistor and its inverter circuit using SILVACO Kavery Verma, Anket Kumar Verma Jaypee Institute of Information Technology, Noida, India Abstract:-This

More information

FRAUNHOFER INSTITUTE FOR PHOTONIC MICROSYSTEMS IPMS. Application Area. Quality of Life

FRAUNHOFER INSTITUTE FOR PHOTONIC MICROSYSTEMS IPMS. Application Area. Quality of Life FRAUNHOFER INSTITUTE FOR PHOTONIC MICROSYSTEMS IPMS Application Area Quality of Life Overlay image of visible spectral range (VIS) and thermal infrared range (LWIR). Quality of Life With extensive experience

More information

Reliability of deep submicron MOSFETs

Reliability of deep submicron MOSFETs Invited paper Reliability of deep submicron MOSFETs Francis Balestra Abstract In this work, a review of the reliability of n- and p-channel Si and SOI MOSFETs as a function of gate length and temperature

More information

A High Breakdown Voltage Two Zone Step Doped Lateral Bipolar Transistor on Buried Oxide Thick Step

A High Breakdown Voltage Two Zone Step Doped Lateral Bipolar Transistor on Buried Oxide Thick Step A High Breakdown Voltage Two Zone Step Doped Lateral Bipolar Transistor on Buried Oxide Thick Step Sajad A. Loan, S. Qureshi and S. Sundar Kumar Iyer Abstract----A novel two zone step doped (TZSD) lateral

More information

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth

More information

UNIT 3: FIELD EFFECT TRANSISTORS

UNIT 3: FIELD EFFECT TRANSISTORS FIELD EFFECT TRANSISTOR: UNIT 3: FIELD EFFECT TRANSISTORS The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There are

More information

Prof. Paolo Colantonio a.a

Prof. Paolo Colantonio a.a Prof. Paolo Colantonio a.a. 20 2 Field effect transistors (FETs) are probably the simplest form of transistor, widely used in both analogue and digital applications They are characterised by a very high

More information

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor

More information

IMPACT OF CHANNEL ENGINEERING ON FINFETS USING HIGH-K DIELECTRICS

IMPACT OF CHANNEL ENGINEERING ON FINFETS USING HIGH-K DIELECTRICS International Journal of Micro and Nano Electronics, Circuits and Systems, 3(1), 2011, pp. 7-11 IMPACT OF CHANNEL ENGINEERING ON FINFETS USING HIGH-K DIELECTRICS D. Nirmal 1, Shruti K 1, Divya Mary Thomas

More information

FinFET-based Design for Robust Nanoscale SRAM

FinFET-based Design for Robust Nanoscale SRAM FinFET-based Design for Robust Nanoscale SRAM Prof. Tsu-Jae King Liu Dept. of Electrical Engineering and Computer Sciences University of California at Berkeley Acknowledgements Prof. Bora Nikoli Zheng

More information

A Novel Double Gate Tunnel FET based Flash Memory

A Novel Double Gate Tunnel FET based Flash Memory International Journal of Innovation and Scientific Research ISSN 2351-8014 Vol. 22 No. 2 Apr. 2016, pp. 275-282 2015 Innovative Space of Scientific Research Journals http://www.ijisr.issr-journals.org/

More information

MOS Field-Effect Transistors (MOSFETs)

MOS Field-Effect Transistors (MOSFETs) 6 MOS Field-Effect Transistors (MOSFETs) A three-terminal device that uses the voltages of the two terminals to control the current flowing in the third terminal. The basis for amplifier design. The basis

More information

DEVICE APPLICATION OF NON-EQUILIBRIUM MOS CAPACITORS FABRICATED ON HIGH RESISTIVITY SILICON

DEVICE APPLICATION OF NON-EQUILIBRIUM MOS CAPACITORS FABRICATED ON HIGH RESISTIVITY SILICON INTERNATIONAL JOURNAL ON SMART SENSING AND INTELLIGENT SYSTEMS, VOL. 4, NO. 4, DECEMBER 2011 DEVICE APPLICATION OF NON-EQUILIBRIUM MOS CAPACITORS FABRICATED ON HIGH RESISTIVITY SILICON O. Malik, F. J.

More information

Experiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#:

Experiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#: Experiment 3 3 MOSFET Drain Current Modeling 3.1 Summary In this experiment I D vs. V DS and I D vs. V GS characteristics are measured for a silicon MOSFET, and are used to determine the parameters necessary

More information

Performance Analysis of 20 nm Pentagonal and Trapezoidal NanoWire Transistor with Si and Ge Channel

Performance Analysis of 20 nm Pentagonal and Trapezoidal NanoWire Transistor with Si and Ge Channel Performance Analysis of 20 nm Pentagonal and Trapezoidal NanoWire Transistor with Si and Ge Channel SANDEEP SINGH GILL 1, JAIDEV KAUSHIK 2, NAVNEET KAUR 3 Department of Electronics and Communication Engineering

More information