High-speed logic integrated circuits with solutionprocessed self-assembled carbon nanotubes
|
|
- Sarah Short
- 5 years ago
- Views:
Transcription
1 In the format provided by the authors and unedited. DOI: /NNANO High-speed logic integrated circuits with solutionprocessed self-assembled carbon nanotubes Shu-Jen Han*, Jianshi Tang, Bharat Kumar, Abram Falk, Damon Farmer, George Tulevski, Keith Jenkins, Ali Afzali, Satoshi Oida, John Ott, James Hannon, Wilfried Haensch Correspondence to: sjhan@us.ibm.com This file includes: Supplementary Figure S1 to S10 NATURE NANOTECHNOLOGY 1
2 Supplementary Figure S1. NFETs with and without sidewall passivation. a, SEM image shows the device with HSQ covering the channel region as well as contact regions with 40 nm gaps in between. These gaps define the final device contact length. b, SEM image shows the conventional contact scheme without sidewall passivation. NATURE NANOTECHNOLOGY 2
3 Supplementary Figure S2. The robustness of passivation for Sc/Au NFET contacts. a, Transfer curves from as-fabricated CNT NFETs with HSQ sidewall passivation and 20 nm Al 2 O 3 encapsulation layer. b, Transfer curves from the same set of devices in (a) measured after stored the chip in air for over 8 months. There is no performance drop and yield degradation that can be observed. 207 devices were measured at room temperature on a Cascade Microtech Summit semi-automated probe station NATURE NANOTECHNOLOGY 3
4 Supplementary Figure S3. Characteristics of bilayer gate dielectric consisting of 4 nm Al 2 O 3 / 3 nm HfO 2. a, Energy band diagram of Sc contact electrode, bilayer gate dielectric, and W gate electrode. Al 2 O 3 provides the high resistance to oxygen scanvenging effect seen in HfO 2 as well as a larger barrier between low-work function Sc and Al 2 O 3 compared to Sc and HfO 2, both help reduce the gate leakage. HfO 2 top layer is important in our current fabrication flow to provide larger process windows for processes such as RIE or wet etch. b, Gate current (I g ) as a function of gate bias (V g ) showing the robustness of bilayer gate dielectric above 3 V for both V g < 0 and V g > 0. The smaller gate bias window before high gate leakage when V g < 0 (left figure) reflects the fact that Sc has a lower work function than W gate (shown in (A)). NATURE NANOTECHNOLOGY 4
5 M11 S Supplementary Figure S4. UV-vis-NIR absorption spectra of the CNT solution after sorting. The spectra is of wavelength versus absorbance for the purified sample. The optical transitions corresponding to the semiconducting (S22) and metallic (M11) CNTs are labelled. As evidenced in the spectra, the M11 peak is completely attenuated while the S22 peak is strong. This implies that the purity is below the detection limits of the spectrometer. NATURE NANOTECHNOLOGY 5
6 Supplementary Figure S5. X-ray photoelectron spectroscopy (XPS) spectra of monolayer before and after diazotization. Black curve shows aniline hydroxamic acid monolayer that was self-assembled on the chip of HfO 2. After the diazotization process, the same chip was measured in XPS again (red curve) where the appearance of new N1S peak indicates the diazotization of aniline. The complete details of this method will be published elsewhere NATURE NANOTECHNOLOGY 6
7 Supplementary Figure S6. Transfer characteristics of PFETs and NFETs on the RO substrate. a, 192 PFETs (same data as in Figure 3c) with the subthreshold swing around 170 mv/decade with V th = 0.24V ± 0.17V. b, 192 NFETs with the subthreshold swing around 150 mv/decade with V th = 0.31V ± 0.24V. Both have the connected yield of 100%. V th is extracted based on a constant current of 10 na. Threshold voltage variability in CNT FETs V th variability affects both chip-level standby power as well as on-state current variation that determines the circuit speed. We have performed detailed study on this topic to understand the origin of large V th variability observed in typical CNT transistors, and summarized the study in our two previous publications 32,33. What we found is that, based on experimental data from various gate dielectric thicknesses and classic models, the dominant origin of V th variability in CNT FETs is from fixed charges distributed at the dielectric/passivation interface instead of any dopants absorbed on nanotubes 32. We constructed the standard Pelgrom plot using our experimental data and found that A(V th ) is about 4.5 mv μm for CNT FETs, comparable with that of 65 nm bulk Si technology. Furthermore, we built a microscopic Monte Carlo model to simulate carrier transmission in ballistic CNT FETs, and how discrete random fixed charges near the dielectric surface impacts V th variability 33. One interesting conclusion based on the simulation result is that, under certain low surface charge density, the scaling of channel length in ballistic CNT FETs can actually lead to improved V th variability, opposite to typical Si technologies. NATURE NANOTECHNOLOGY 7
8 Supplementary Figure S7. Transfer characteristics (V out vs. V in ) from 96 inverters. The dashed box indicates the 1 V bias window. Most of inverters were able to switch within this bias window. The plot also shows several inverters with weak NFETs, thus they could not switch to V ss (-0.5 V). The high yield along with tight variation control enable the high-performance ring oscillator running at low bias. NATURE NANOTECHNOLOGY 8
9 Supplementary Figure S8. Simulation of the RO stage delay as a function of CNT density with various assumptions. The red star indicates the measured stage delay from this work. The current circuit has an average of 5 CNTs per µm, sitting on the sharp portion of the curves, suggesting the speed is largely limited by parasitic capacitance. With reasonable process and material assumptions (a self-aligned structure to reduce overlap between gate and S/D down to 5 nm, increase tube density to 100 tubes/ µm, and reduce channel length to 10 nm while increase the drive current per tube to 3 µa), the stage delay can be reduced to sub-picosecond. It should be noted that the parasitic capacitance of the interconnect bridge between RO stage 1 and stage 5 is not included in the simulation. The size of the W bridge is 700 nm x 375 nm in the experiment. The calculated capacitance is around 3.1 ff. Using 5 tubes/µm per device with 30 nm L ov as an example, C g =0.06 ff and C ov =1.06 ff for each stage with the last stage having this additional interconnect bridge capacitance. Thus, this additional capacitance can introduce about 35% speed reduction. The will bring the projection closer to the experimental point. Note that in the final technology, this bridge capacitance should be significantly smaller with proper BEOL process (thicker interlayer dielectric with lower dielectric constant) NATURE NANOTECHNOLOGY 9
10 Supplementary Figure S9. CNT ring oscillator fabrication yield. a, SEM image of the fabricated array of CNT ring oscillators. The pad design matches the standard 25 pin probe card. b, Measured RO frequency at 2 V bias. A switch matrix was used to select which of the ring oscillators in the 25-pad design was being operated. Without the performance criteria, the yield of functional ROs is 55/160 = 34.3%. NATURE NANOTECHNOLOGY 10
11 Supplementary Figure S10.Explanation of non-rail-to-rail waveforms from measured CNT ring oscillators. The output of the ring oscillator is a buffer which is connected to the ring oscillator as a means to detect its frequency only. It is not intended to observe the internal voltage swing of the ring oscillator. The voltage swing of this output buffer is related to its size and the magnitude of the capacitive and resistive load of the measuring equipment and cable wiring (as much a 100 pf and/or 50 ohms). In a mature technology, the buffer is made of several stages of inverters, each with increasing size, with the final stage large enough to drive fairly large voltages. In our CNT ring oscillator, the output buffer was intentionally designed to be the same size as a stage of the ring oscillator. (This was because of concern that larger devices might not yield in this early CNT technology demonstration). Thus the voltage swing of the buffer is greatly reduced in rise time and amplitude, but is not in any way an indication that the ring oscillator itself does not swing to the supply voltage level. Just like in all logic circuit test, the purpose of the buffer is to isolate the actual circuit speed from the loading effect of measurement equipment. NATURE NANOTECHNOLOGY 11
12 Current density in CNT device on RO substrates We believe the lower current is attributed to: 1. Threshold voltage variation and selection and 2. Tube length variation among tubes within the device. In this demonstration, the threshold voltages for both NFETs and PFETs are not precisely controlled in terms of their location. The reduced overdrive from high threshold voltages in our devices can reduce the drive current. In addition, in this demonstration, we used side-bonded contact scheme (metal contact on the side of CNT), therefore the contact length (the actual contact area between CNT and metal) plays an important role in determining the current level. Since we did not apply CNT length selection process, for the trench occupied by a shorter CNT, the contact length can be shorter and affect the current. However, it should be noted that high current from individual CNT array device have been demonstrated recently 34, showing the promise of this technology. Our goal is to use this RO platform as the future CNT process development vehicle. Once the unit process becomes mature, we will adopt and incorporate into RO. For example, further improved passivation (to reduce device Vt variation), threshold voltage control (by doping or gate workfunction), and end-bonded contact scheme are essential to continue to push the RO performance References Cao, Q., Tersoff, J., Han, S. J. & Penumatcha, A. Scaling of device variability and subthreshold swing in ballistic carbon nanotube transistors. Physical Review Applied 4, (2015). Cao, Q. et al. Origins and characteristics of the threshold voltage variability of quasiballistic single-walled carbon nanotube field-effect transistors. ACS nano 9, (2015). Brady, G. J. et al. Quasi-ballistic carbon nanotube array transistors with current density exceeding Si and GaAs. Science Advances 2, e (2016). NATURE NANOTECHNOLOGY 12
Body-Biased Complementary Logic Implemented Using AlN Piezoelectric MEMS Switches
University of Pennsylvania From the SelectedWorks of Nipun Sinha 29 Body-Biased Complementary Logic Implemented Using AlN Piezoelectric MEMS Switches Nipun Sinha, University of Pennsylvania Timothy S.
More informationParameter Optimization Of GAA Nano Wire FET Using Taguchi Method
Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method S.P. Venu Madhava Rao E.V.L.N Rangacharyulu K.Lal Kishore Professor, SNIST Professor, PSMCET Registrar, JNTUH Abstract As the process technology
More informationAlternative Channel Materials for MOSFET Scaling Below 10nm
Alternative Channel Materials for MOSFET Scaling Below 10nm Doug Barlage Electrical Requirements of Channel Mark Johnson Challenges With Material Synthesis Introduction Outline Challenges with scaling
More informationECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices
ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5950 Simple Transistor
More informationFinFET-based Design for Robust Nanoscale SRAM
FinFET-based Design for Robust Nanoscale SRAM Prof. Tsu-Jae King Liu Dept. of Electrical Engineering and Computer Sciences University of California at Berkeley Acknowledgements Prof. Bora Nikoli Zheng
More informationSolar-energy conversion and light emission in an atomic monolayer p n diode
Solar-energy conversion and light emission in an atomic monolayer p n diode Andreas Pospischil, Marco M. Furchi, and Thomas Mueller 1. I-V characteristic of WSe 2 p-n junction diode in the dark The Shockley
More informationMODELLING AND IMPLEMENTATION OF SUBTHRESHOLD CURRENTS IN SCHOTTKY BARRIER CNTFETs FOR DIGITAL APPLICATIONS
www.arpapress.com/volumes/vol11issue3/ijrras_11_3_03.pdf MODELLING AND IMPLEMENTATION OF SUBTHRESHOLD CURRENTS IN SCHOTTKY BARRIER CNTFETs FOR DIGITAL APPLICATIONS Roberto Marani & Anna Gina Perri Electrical
More informationLogic circuits based on carbon nanotubes
Available online at www.sciencedirect.com Physica E 16 (23) 42 46 www.elsevier.com/locate/physe Logic circuits based on carbon nanotubes A. Bachtold a;b;, P. Hadley a, T. Nakanishi a, C. Dekker a a Department
More informationSUPPLEMENTARY INFORMATION
SUPPLEMENTARY INFORMATION Dopant profiling and surface analysis of silicon nanowires using capacitance-voltage measurements Erik C. Garnett 1, Yu-Chih Tseng 4, Devesh Khanal 2,3, Junqiao Wu 2,3, Jeffrey
More informationReconfigurable Complementary Monolayer MoTe2. Field-Effect Transistors for Integrated Circuits. Supporting Information
Reconfigurable Complementary Monolayer MoTe2 Field-Effect Transistors for Integrated Circuits Supporting Information Stefano Larentis, Babak Fallahazad, Hema C. P. Movva, Kyounghwan Kim, Amritesh Rai,
More informationStanford University. Virtual-Source Carbon Nanotube Field-Effect Transistors Model. Quick User Guide
Stanford University Virtual-Source Carbon Nanotube Field-Effect Transistors Model Version 1.0.1 Quick User Guide Copyright The Board Trustees of the Leland Stanford Junior University 2015 Chi-Shuen Lee
More information64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array
64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array 69 64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array Roland Jäger and Christian Jung We have designed and fabricated
More informationLecture-45. MOS Field-Effect-Transistors Threshold voltage
Lecture-45 MOS Field-Effect-Transistors 7.4. Threshold voltage In this section we summarize the calculation of the threshold voltage and discuss the dependence of the threshold voltage on the bias applied
More informationLOW LEAKAGE CNTFET FULL ADDERS
LOW LEAKAGE CNTFET FULL ADDERS Rajendra Prasad Somineni srprasad447@gmail.com Y Padma Sai S Naga Leela Abstract As the technology scales down to 32nm or below, the leakage power starts dominating the total
More informationGallium nitride (GaN)
80 Technology focus: GaN power electronics Vertical, CMOS and dual-gate approaches to gallium nitride power electronics US research company HRL Laboratories has published a number of papers concerning
More informationI DDQ Current Testing
I DDQ Current Testing Motivation Early 99 s Fabrication Line had 5 to defects per million (dpm) chips IBM wanted to get 3.4 defects per million (dpm) chips Conventional way to reduce defects: Increasing
More informationComputer-Based Project on VLSI Design Co 3/7
Computer-Based Project on VLSI Design Co 3/7 Electrical Characterisation of CMOS Ring Oscillator This pamphlet describes a laboratory activity based on an integrated circuit originally designed and tested
More informationRecord I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs
Record I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs Sanghoon Lee 1*, V. Chobpattana 2,C.-Y. Huang 1, B. J. Thibeault 1, W. Mitchell 1, S. Stemmer
More informationSession 10: Solid State Physics MOSFET
Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)
More informationWafer-scale 3D integration of silicon-on-insulator RF amplifiers
Wafer-scale integration of silicon-on-insulator RF amplifiers The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published
More informationEffect of Aging on Power Integrity of Digital Integrated Circuits
Effect of Aging on Power Integrity of Digital Integrated Circuits A. Boyer, S. Ben Dhia Alexandre.boyer@laas.fr Sonia.bendhia@laas.fr 1 May 14 th, 2013 Introduction and context Long time operation Harsh
More information4.1.2 InAs nanowire circuits fabricated by field-assisted selfassembly on a host substrate
22 Annual Report 2010 - Solid-State Electronics Department 4.1.2 InAs nanowire circuits fabricated by field-assisted selfassembly on a host substrate Student Scientist in collaboration with R. Richter
More informationSupplementary Materials for
advances.sciencemag.org/cgi/content/full/2/6/e1501326/dc1 Supplementary Materials for Organic core-sheath nanowire artificial synapses with femtojoule energy consumption Wentao Xu, Sung-Yong Min, Hyunsang
More informationAlternatives to standard MOSFETs. What problems are we really trying to solve?
Alternatives to standard MOSFETs A number of alternative FET schemes have been proposed, with an eye toward scaling up to the 10 nm node. Modifications to the standard MOSFET include: Silicon-in-insulator
More informationTechnical Paper FA 10.3
Technical Paper A 0.9V 150MHz 10mW 4mm 2 2-D Discrete Cosine Transform Core Processor with Variable-Threshold-Voltage Scheme Tadahiro Kuroda, Tetsuya Fujita, Shinji Mita, Tetsu Nagamatu, Shinichi Yoshioka,
More informationChristian Boit TUB Berlin University of Technology Sect. Semiconductor Devices. 1
Semiconductor Device & Analysis Center Berlin University of Technology Christian Boit TUB Berlin University of Technology Sect. Semiconductor Devices Christian.Boit@TU-Berlin.DE 1 Semiconductor Device
More information6.012 Microelectronic Devices and Circuits
Page 1 of 13 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Microelectronic Devices and Circuits Final Eam Closed Book: Formula sheet provided;
More information3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)
3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) Pei W. Ding, Kristel Fobelets Department of Electrical Engineering, Imperial College London, U.K. J. E. Velazquez-Perez
More informationAnalog Performance of Scaled Bulk and SOI MOSFETs
Analog Performance of Scaled and SOI MOSFETs Sushant S. Suryagandh, Mayank Garg, M. Gupta, Jason C.S. Woo Department. of Electrical Engineering University of California, Los Angeles CA 99, USA. woo@icsl.ucla.edu
More informationSupporting Information. Atomic-scale Spectroscopy of Gated Monolayer MoS 2
Height (nm) Supporting Information Atomic-scale Spectroscopy of Gated Monolayer MoS 2 Xiaodong Zhou 1, Kibum Kang 2, Saien Xie 2, Ali Dadgar 1, Nicholas R. Monahan 3, X.-Y. Zhu 3, Jiwoong Park 2, and Abhay
More informationSignal Integrity Design of TSV-Based 3D IC
Signal Integrity Design of TSV-Based 3D IC October 24, 21 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr 1 Contents 1) Driving Forces of TSV based 3D IC 2) Signal Integrity Issues
More informationLeakage Current Analysis
Current Analysis Hao Chen, Latriese Jackson, and Benjamin Choo ECE632 Fall 27 University of Virginia , , @virginia.edu Abstract Several common leakage current reduction methods such
More informationNew Pixel Circuits for Driving Organic Light Emitting Diodes Using Low-Temperature Polycrystalline Silicon Thin Film Transistors
Chapter 4 New Pixel Circuits for Driving Organic Light Emitting Diodes Using Low-Temperature Polycrystalline Silicon Thin Film Transistors ---------------------------------------------------------------------------------------------------------------
More informationCMOS Scaling and Variability
WIMNACT WS & IEEE EDS Mini-colloquim on Nano-CMOS Technology January 3, 212, TITECH, Japan CMOS Scaling and Variability 212. 1. 3 NEC Tohru Mogami WIMNACT WS 212, January 3, Titech 1 Acknowledgements I
More informationSupporting Information. Air-stable surface charge transfer doping of MoS 2 by benzyl viologen
Supporting Information Air-stable surface charge transfer doping of MoS 2 by benzyl viologen Daisuke Kiriya,,ǁ, Mahmut Tosun,,ǁ, Peida Zhao,,ǁ, Jeong Seuk Kang, and Ali Javey,,ǁ,* Electrical Engineering
More informationWhy Scaling? CPU speed Chip size R, C CPU can increase speed by reducing occupying area.
Why Scaling? Higher density : Integration of more transistors onto a smaller chip : reducing the occupying area and production cost Higher Performance : Higher current drive : smaller metal to metal capacitance
More informationRecord Extrinsic Transconductance (2.45 ms/μm at V DS = 0.5 V) InAs/In 0.53 Ga 0.47 As Channel MOSFETs Using MOCVD Source-Drain Regrowth
Record Extrinsic Transconductance (2.45 ms/μm at = 0.5 V) InAs/In 0.53 Ga 7 As Channel MOSFETs Using MOCVD Source-Drain Regrowth Sanghoon Lee 1*, C.-Y. Huang 1, A. D. Carter 1, D. C. Elias 1, J. J. M.
More informationINTRODUCTION: Basic operating principle of a MOSFET:
INTRODUCTION: Along with the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available whose Gate input is electrically insulated from the main current carrying
More informationLecture 4 INTEGRATED PHOTONICS
Lecture 4 INTEGRATED PHOTONICS What is photonics? Photonic applications use the photon in the same way that electronic applications use the electron. Devices that run on light have a number of advantages
More informationAtomic-layer deposition of ultrathin gate dielectrics and Si new functional devices
Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices Anri Nakajima Research Center for Nanodevices and Systems, Hiroshima University 1-4-2 Kagamiyama, Higashi-Hiroshima,
More informationSemiconductor Physics and Devices
Nonideal Effect The experimental characteristics of MOSFETs deviate to some degree from the ideal relations that have been theoretically derived. Semiconductor Physics and Devices Chapter 11. MOSFET: Additional
More informationA 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE MICHAEL PETERS. B.S., Kansas State University, 2009 A REPORT
A 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE by MICHAEL PETERS B.S., Kansas State University, 2009 A REPORT submitted in partial fulfillment of the requirements for the degree MASTER OF SCIENCE Department
More informationSupplementary Figure 1 Schematic illustration of fabrication procedure of MoS2/h- BN/graphene heterostructures. a, c d Supplementary Figure 2
Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS 2 /hon a 300- BN/graphene heterostructures. a, CVD-grown b, Graphene was patterned into graphene strips by oxygen monolayer
More informationTemperature-adaptive voltage tuning for enhanced energy efficiency in ultra-low-voltage circuits
Microelectronics Journal 39 (2008) 1714 1727 www.elsevier.com/locate/mejo Temperature-adaptive voltage tuning for enhanced energy efficiency in ultra-low-voltage circuits Ranjith Kumar, Volkan Kursun Department
More informationGRADE Graphene-based Devices and Circuits for RF Applications Collaborative Project
GRADE Graphene-based Devices and Circuits for RF Applications Collaborative Project WP 6 D6.1 DC, S parameter and High Frequency Noise Characterisation of GFET devices Main Authors: Sebastien Fregonese,
More informationSemiconductor Devices
Semiconductor Devices - 2014 Lecture Course Part of SS Module PY4P03 Dr. P. Stamenov School of Physics and CRANN, Trinity College, Dublin 2, Ireland Hilary Term, TCD 3 th of Feb 14 MOSFET Unmodified Channel
More informationActive Pixel Sensors Fabricated in a Standard 0.18 um CMOS Technology
Active Pixel Sensors Fabricated in a Standard.18 um CMOS Technology Hui Tian, Xinqiao Liu, SukHwan Lim, Stuart Kleinfelder, and Abbas El Gamal Information Systems Laboratory, Stanford University Stanford,
More informationTransparent p-type SnO Nanowires with Unprecedented Hole Mobility among Oxide Semiconductors
Supplementary Information Transparent p-type SnO Nanowires with Unprecedented Hole Mobility among Oxide Semiconductors J. A. Caraveo-Frescas and H. N. Alshareef* Materials Science and Engineering, King
More informationComputer-Based Project on VLSI Design Co 3/8
Computer-Based Project on VLSI Design Co 3/8 This pamphlet describes a laboratory activity based on a former third year EIST experiment. Its purpose is the measurement of the switching speed of some CMOS
More informationWu Lu Department of Electrical and Computer Engineering and Microelectronics Laboratory, University of Illinois, Urbana, Illinois 61801
Comparative study of self-aligned and nonself-aligned SiGe p-metal oxide semiconductor modulation-doped field effect transistors with nanometer gate lengths Wu Lu Department of Electrical and Computer
More informationOptical Fiber Communication Lecture 11 Detectors
Optical Fiber Communication Lecture 11 Detectors Warriors of the Net Detector Technologies MSM (Metal Semiconductor Metal) PIN Layer Structure Semiinsulating GaAs Contact InGaAsP p 5x10 18 Absorption InGaAs
More informationSILICON NANOWIRE HYBRID PHOTOVOLTAICS
SILICON NANOWIRE HYBRID PHOTOVOLTAICS Erik C. Garnett, Craig Peters, Mark Brongersma, Yi Cui and Mike McGehee Stanford Univeristy, Department of Materials Science, Stanford, CA, USA ABSTRACT Silicon nanowire
More informationMicro- & Nano-technologies pour applications hyperfréquence à Thales Research &Technology Afshin Ziaei, Sébastien Demoustier, Eric Minoux
Micro- & Nano-technologies pour applications hyperfréquence à Thales Research &Technology Afshin Ziaei, Sébastien Demoustier, Eric Minoux Outline Application hyperfréquence à THALES: Antenne à réseau réflecteur
More informationZota, Cezar B.; Lindelow, Fredrik; Wernersson, Lars Erik; Lind, Erik
InGaAs tri-gate MOSFETs with record on-current Zota, Cezar B.; Lindelow, Fredrik; Wernersson, Lars Erik; Lind, Erik Published in: 6 IEEE International Electron Devices Meeting, IEDM 6 DOI:.9/IEDM.6.7886
More informationCharacterization of Variable Gate Oxide Thickness MOSFET with Non-Uniform Oxide Thicknesses for Sub-Threshold Leakage Current Reduction
2012 International Conference on Solid-State and Integrated Circuit (ICSIC 2012) IPCSIT vol. 32 (2012) (2012) IACSIT Press, Singapore Characterization of Variable Gate Oxide Thickness MOSFET with Non-Uniform
More informationDifference between BJTs and FETs. Junction Field Effect Transistors (JFET)
Difference between BJTs and FETs Transistors can be categorized according to their structure, and two of the more commonly known transistor structures, are the BJT and FET. The comparison between BJTs
More informationUNIT-II LOW POWER VLSI DESIGN APPROACHES
UNIT-II LOW POWER VLSI DESIGN APPROACHES Low power Design through Voltage Scaling: The switching power dissipation in CMOS digital integrated circuits is a strong function of the power supply voltage.
More informationPROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS
PROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS The major design challenges of ASIC design consist of microscopic issues and macroscopic issues [1]. The microscopic issues are ultra-high
More informationSupporting Information
Copyright WILEY VCH Verlag GmbH & Co. KGaA, 69469 Weinheim, Germany, 2011. Supporting Information for Small, DOI: 10.1002/smll.201101677 Contact Resistance and Megahertz Operation of Aggressively Scaled
More informationExperiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#:
Experiment 3 3 MOSFET Drain Current Modeling 3.1 Summary In this experiment I D vs. V DS and I D vs. V GS characteristics are measured for a silicon MOSFET, and are used to determine the parameters necessary
More informationSemiconductor Physics and Devices
Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because
More informationElectrical Characterization of a Second-gate in a Silicon-on-Insulator Transistor
Electrical Characterization of a Second-gate in a Silicon-on-Insulator Transistor Antonio Oblea: McNair Scholar Dr. Stephen Parke: Faculty Mentor Electrical Engineering As an independent double-gate, silicon-on-insulator
More informationDepartment of Electrical Engineering IIT Madras
Department of Electrical Engineering IIT Madras Sample Questions on Semiconductor Devices EE3 applicants who are interested to pursue their research in microelectronics devices area (fabrication and/or
More informationINTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010
Low Power CMOS Inverter design at different Technologies Vijay Kumar Sharma 1, Surender Soni 2 1 Department of Electronics & Communication, College of Engineering, Teerthanker Mahaveer University, Moradabad
More informationProgress Energy Distinguished University Professor Jay Baliga. April 11, Acknowledgements
Progress Energy Distinguished University Professor Jay Baliga April 11, 2019 Acknowledgements 1 Outline SiC Power MOSFET Breakthroughs achieved at NCSU PRESiCE: SiC Power Device Manufacturing Technology
More informationSimulation and test of 3D silicon radiation detectors
Simulation and test of 3D silicon radiation detectors C.Fleta 1, D. Pennicard 1, R. Bates 1, C. Parkes 1, G. Pellegrini 2, M. Lozano 2, V. Wright 3, M. Boscardin 4, G.-F. Dalla Betta 4, C. Piemonte 4,
More informationCHAPTER 6 CARBON NANOTUBE AND ITS RF APPLICATION
CHAPTER 6 CARBON NANOTUBE AND ITS RF APPLICATION 6.1 Introduction In this chapter we have made a theoretical study about carbon nanotubes electrical properties and their utility in antenna applications.
More informationAmbipolar electronics
Ambipolar electronics Xuebei Yang and Kartik Mohanram Department of Electrical and Computer Engineering, Rice University, Houston {xy3,mr11,kmram}@rice.edu Rice University Technical Report TREE12 March
More informationAn SOI-based High-Voltage, High-Temperature Gate-Driver for SiC FET
An SOI-based High-Voltage, High-Temperature Gate-Driver for SiC FET M. A Huque 1, R. Vijayaraghavan 1, M. Zhang 1, B. J. Blalock 1, L M. Tolbert 1,2, and S. K. Islam 1 1 Department of Electrical and Computer
More informationNAME: Last First Signature
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT
More informationDesign of Nano-Electro Mechanical (NEM) Relay Based Nano Transistor for Power Efficient VLSI Circuits
Design of Nano-Electro Mechanical (NEM) Relay Based Nano Transistor for Power Efficient VLSI Circuits Arul C 1 and Dr. Omkumar S 2 1 Research Scholar, SCSVMV University, Kancheepuram, India. 2 Associate
More informationCharge-integrating organic heterojunction
In the format provided by the authors and unedited. DOI: 10.1038/NPHOTON.2017.15 Charge-integrating organic heterojunction Wide phototransistors dynamic range for organic wide-dynamic-range heterojunction
More informationFin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018
Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 ECE 658 Sp 2018 Semiconductor Materials and Device Characterizations OUTLINE Background FinFET Future Roadmap Keeping up w/ Moore s Law
More informationStacked-FET linear SOI CMOS SPDT antenna switch with input P1dB greater than
LETTER IEICE Electronics Express, Vol.9, No.24, 1813 1822 Stacked-FET linear SOI CMOS SPDT antenna switch with input P1dB greater than 40 dbm Donggu Im 1a) and Kwyro Lee 1,2 1 Department of EE, Korea Advanced
More information3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013
3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013 Dummy Gate-Assisted n-mosfet Layout for a Radiation-Tolerant Integrated Circuit Min Su Lee and Hee Chul Lee Abstract A dummy gate-assisted
More informationNewer process technology (since 1999) includes :
Newer process technology (since 1999) includes : copper metalization hi-k dielectrics for gate insulators si on insulator strained silicon lo-k dielectrics for interconnects Immersion lithography for masks
More informationPower MOSFET Zheng Yang (ERF 3017,
ECE442 Power Semiconductor Devices and Integrated Circuits Power MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Evolution of low-voltage (
More informationFDTD SPICE Analysis of High-Speed Cells in Silicon Integrated Circuits
FDTD Analysis of High-Speed Cells in Silicon Integrated Circuits Neven Orhanovic and Norio Matsui Applied Simulation Technology Gateway Place, Suite 8 San Jose, CA 9 {neven, matsui}@apsimtech.com Abstract
More informationSUPPLEMENTARY INFORMATION
In the format provided by the authors and unedited. Photon-triggered nanowire transistors Jungkil Kim, Hoo-Cheol Lee, Kyoung-Ho Kim, Min-Soo Hwang, Jin-Sung Park, Jung Min Lee, Jae-Pil So, Jae-Hyuck Choi,
More informationECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier
ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier Objective Design, simulate and test a two-stage operational amplifier Introduction Operational amplifiers (opamp) are essential components of
More informationLow-power carbon nanotube-based integrated circuits that can be transferred to biological surfaces
SUPPLEMENTARY INFORMATION Articles https://doi.org/10.1038/s41928-018-0056-6 In the format provided by the authors and unedited. Low-power carbon nanotube-based integrated circuits that can be transferred
More informationTHE TREND toward implementing systems with low
724 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 30, NO. 7, JULY 1995 Design of a 100-MHz 10-mW 3-V Sample-and-Hold Amplifier in Digital Bipolar Technology Behzad Razavi, Member, IEEE Abstract This paper
More informationPerformance Optimization of Dynamic and Domino logic Carry Look Ahead Adder using CNTFET in 32nm technology
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 5, Ver. I (Sep - Oct. 2015), PP 30-35 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Performance Optimization of Dynamic
More informationGeneral look back at MESFET processing. General principles of heterostructure use in FETs
SMA5111 - Compound Semiconductors Lecture 11 - Heterojunction FETs - General HJFETs, HFETs Last items from Lec. 10 Depletion mode vs enhancement mode logic Complementary FET logic (none exists, or is likely
More information3-7 Nano-Gate Transistor World s Fastest InP-HEMT
3-7 Nano-Gate Transistor World s Fastest InP-HEMT SHINOHARA Keisuke and MATSUI Toshiaki InP-based InGaAs/InAlAs high electron mobility transistors (HEMTs) which can operate in the sub-millimeter-wave frequency
More informationLecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI
Lecture: Integration of silicon photonics with electronics Prepared by Jean-Marc FEDELI CEA-LETI Context The goal is to give optical functionalities to electronics integrated circuit (EIC) The objectives
More informationInP-based Waveguide Photodetector with Integrated Photon Multiplication
InP-based Waveguide Photodetector with Integrated Photon Multiplication D.Pasquariello,J.Piprek,D.Lasaosa,andJ.E.Bowers Electrical and Computer Engineering Department University of California, Santa Barbara,
More informationInvestigating the Electronic Behavior of Nano-materials From Charge Transport Properties to System Response
Investigating the Electronic Behavior of Nano-materials From Charge Transport Properties to System Response Amit Verma Assistant Professor Department of Electrical Engineering & Computer Science Texas
More informationENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits
ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits In this lab, we will be looking at ac signals with MOSFET circuits and digital electronics. The experiments will be performed
More informationHIGH-EFFICIENCY MQW ELECTROABSORPTION MODULATORS
HIGH-EFFICIENCY MQW ELECTROABSORPTION MODULATORS J. Piprek, Y.-J. Chiu, S.-Z. Zhang (1), J. E. Bowers, C. Prott (2), and H. Hillmer (2) University of California, ECE Department, Santa Barbara, CA 93106
More informationDESIGN OF 20 nm FinFET STRUCTURE WITH ROUND FIN CORNERS USING SIDE SURFACE SLOPE VARIATION
Journal of Electron Devices, Vol. 18, 2013, pp. 1537-1542 JED [ISSN: 1682-3427 ] DESIGN OF 20 nm FinFET STRUCTURE WITH ROUND FIN CORNERS USING SIDE SURFACE SLOPE VARIATION Suman Lata Tripathi and R. A.
More information55:041 Electronic Circuits
55:041 Electronic Circuits MOSFETs Sections of Chapter 3 &4 A. Kruger MOSFETs, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width = 1 10-6 m or less Thickness = 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationSolid State Device Fundamentals
Solid State Device Fundamentals 4.4. Field Effect Transistor (MOSFET) ENS 463 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 4N101b 1 Field-effect transistor (FET)
More informationLecture Notes 5 CMOS Image Sensor Device and Fabrication
Lecture Notes 5 CMOS Image Sensor Device and Fabrication CMOS image sensor fabrication technologies Pixel design and layout Imaging performance enhancement techniques Technology scaling, industry trends
More informationInstruction manual and data sheet ipca h
1/15 instruction manual ipca-21-05-1000-800-h Instruction manual and data sheet ipca-21-05-1000-800-h Broad area interdigital photoconductive THz antenna with microlens array and hyperhemispherical silicon
More informationSimulation of GaAs MESFET and HEMT Devices for RF Applications
olume, Issue, January February 03 ISSN 78-6856 Simulation of GaAs MESFET and HEMT Devices for RF Applications Dr.E.N.GANESH Prof, ECE DEPT. Rajalakshmi Institute of Technology ABSTRACT: Field effect transistor
More informationHigh Resolution 640 x um Pitch InSb Detector
High Resolution 640 x 512 15um Pitch InSb Detector Chen-Sheng Huang, Bei-Rong Chang, Chien-Te Ku, Yau-Tang Gau, Ping-Kuo Weng* Materials & Electro-Optics Division National Chung Shang Institute of Science
More informationNanophotonic trapping for precise manipulation of biomolecular arrays
SUPPLEMENTARY INFORMATION DOI: 10.1038/NNANO.2014.79 Nanophotonic trapping for precise manipulation of biomolecular arrays Mohammad Soltani, Jun Lin, Robert A. Forties, James T. Inman, Summer N. Saraf,
More informationFinFET Devices and Technologies
FinFET Devices and Technologies Jack C. Lee The University of Texas at Austin NCCAVS PAG Seminar 9/25/14 Material Opportunities for Semiconductors 1 Why FinFETs? Planar MOSFETs cannot scale beyond 22nm
More informationDesign of Low Power Vlsi Circuits Using Cascode Logic Style
Design of Low Power Vlsi Circuits Using Cascode Logic Style Revathi Loganathan 1, Deepika.P 2, Department of EST, 1 -Velalar College of Enginering & Technology, 2- Nandha Engineering College,Erode,Tamilnadu,India
More information