2006 IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES

Size: px
Start display at page:

Download "2006 IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES"

Transcription

1 2006 IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES Boise Centre on the Grove April 14, 2006 WORKSHOP SPONSORS IEEE Electron Devices Society Boise Chapter Boise State University, College of Engineering Electrochemical Society (ECS) IEEE EDS Region 6 / SRC IEEE Boise Section Micron Foundation PARTICIPATING INSTITUTIONS American Semiconductor AMI Semiconductor Boise State University Micron Technology Montana State University/ Auburn University Oregon State University Sandia Laboratories SEMATECH TU Berlin University of Idaho University of Utah University of Tehran Washington State University

2 2006 IEEE Workshop on Microelectronics and Electron Devices Copyright 2006 by the Institute of Electrical and Electronics Engineers, Inc. All rights reserved. Copyright and Reprint Permission Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA Other copying, reprint, or reproduction requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ IEEE Catalog Number: 06EX1374 (Softbound) 06EX1374C (CD-ROM) ISBN Softbound: Additional copies of this publication are available from IEEE Operations Center P.O. Box Hoes Lane Piscataway, NJ USA IEEE (FAX) customer.services@ieee.org

3 Preface... vii Program...ix Session Circuit Design S1p1 Indirect Feedback Compensation of CMOS Op-Amps... 3 Vishal Saxena, R. Jacob Baker S1p2 A CMOS Low Voltage Down-Converter Mixer for Sub 1V Applications... 5 M. B. Vahidfar, O. Shoaei S1p3 Shared Multiplier Design of a Digital Filter on a High-Temperature FPGA Module... 7 Bijan Houle, Vishu Gupta, Kevin Buck, Herbert L. Hess, Gregory Gregory, Randy Normann S1p4 40 Gbps SiGe Pattern Generator IC with Variable Clock Skew and Output Levels... 9 Matthew J. Zahller, George S. La Rue S1p5 High Speed Digital Input Buffer Circuits...11 Krishna Duvvada, Vishal Saxena, R. Jacob Baker MEMS Devices and Sensors S2p1 Polymer-based Thin Film Coils as a Power Module of Wireless Neural Interfaces...15 S. Kim, K. Buschick, K. Zoschke, M. Klein, M. Toepper, D. Black, R. Harrison, P. Tathireddy, F. Solzbacher S2p2 Design and Fabrication of a MEMS Capacitive Chemical Sensor System...17 Vishal Saxena, Todd J. Plum, Jeff R. Jessing, R. Jacob Baker S2p3 A High Sensitive Piezoresistive Sensor for Stress Measurements in Packaged Semiconductor Die...19 Ahsan Mian, Jeffrey C. Suhling, Richard C. Jaeger S2p4 Resistance Switching in SnxMnyTez-based Devices...21 Patrick K. Herring, Kristy A. Campbell S2p5 Metal/Semiconductor Contacts for Organic Molecules...23 Divesh Kapoor, Justin B. Jackson, Mark S. Miller iii

4 Processing and Reliability S3p1 S3p2 S3p3 S3p4 S3p5 Space Efficient ESD Methodology for Reliable High Volt Applications...27 John J. Naughton, Matthew Tyler, Muhammad Anser Time-Dependent Dielectric Breakdown of a Recessed Channel DRAM Access Device...29 T. Owens, D. Hwang, P. Vaidyanathan, K. Parekh Preliminary Study of NOR Digital Response to Single pmosfet Dielectric Degradation...31 T. L. Gorseth, D. Estrada, J. Kiepert, M. L. Ogas, B. J. Cheek, P.M. Price, R. J. Baker, G. Bersuker, W. B. Knowlton Ultra-Low-Power Dynamic-Threshold Digital Circuits in the FlexFET Independently-Double-Gated SOI CMOS Technology...33 S. Parke, K. DeGregorio, D. Hackler, D. Wilson Secondary Ion Mass Spectrometry Analysis of Wafer Contamination Resulting from Gloved Hands...35 Wendy Morinville, Chantelle Krasinski Poster Papers and Abstracts S4p01 Thermal Noise Limits in Nanoscale Electronics...39 M. Mudrow, W. Wanalertlak, L. Forbes S4p02 A Novel Triple Mode LNA Designed in CMOS 0.18 µm Technology for Multi-standard Receivers...41 M. B. Vahidfar, O. Shoaei S4p03 Power Dissipation and Temperature Variations in Nanoscale Devices...43 W. Wanalertlak, M. Y. Louie, L. Forbes S4p04 Micro-Sensor for Monitoring Oils...45 Brian M. Marx, Matthew Luke, Darryl P. Butt S4p05 Integrated Silicon Nanowire Diodes...47 Justin B. Jackson, Sun-Gon Jun, Divesh Kapoor, Mark S. Miller S4p06 Design of a MEMS Capacitive Chemical Sensor Based on Polymer Swelling...49 T. J. Plum, V. Saxena, J. R. Jessing S4p07 Introduction to Modeling an Imaging System with Human Detection of Artifacts...51 Vinesh Sukumar, Doug Warner, Patrick Doherty, Herbert Hess, Ken Noren, Steve Krone S4p08 Comparative Study of TaN-TiN and TiN Gate Stacks for Thermally Stable PFETs...53 Nirmal Ramaswamy, Allen Mcteer, Venkat Ananthan, Nanda Palaniappan, Tim Owens, Sanh Tang, Ravi Iyer, Shixin Wang, Chandra Mouli S4p09 Dependence of Si3N4 Film Properties on Precursor Chemistry...55 Fernando Gonzalez, Shyam Surthi, Parag Banerjee S4p10 Photo Sensitivities in a 0.35 µm 18 V PDMOS Technology...57 Brett Williams, Mike Thomason, Chuck Belisle iv

5 S4p11 Silicon Solar Cells Using Backside Contacts with Through-Wafer Interconnects...59 Aaron Erbe, A. J. Moll S4p12 CMOS Imager Pixel Design for Space Applications...61 Mark Elgin, Dede Russell, Matt Katula, Ryan Paulsen, Stephen Parke S4p13 Characterization of Negative Differential Resistance in Chalcogenide Devices Containing Silver...62 Armand Bregaj, Kristy A. Campbell Author Index...63 v

2016 IEEE Global Humanitarian Technology Conference (GHTC 2016)

2016 IEEE Global Humanitarian Technology Conference (GHTC 2016) 2016 IEEE Global Humanitarian Technology Conference (GHTC 2016) Seattle, Washington, USA 13-16 October 2016 IEEE Catalog Number: ISBN: CFP16GHT-POD 978-1-5090-2433-9 Copyright 2016 by the Institute of

More information

High Voltage Operational Amplifiers in SOI Technology

High Voltage Operational Amplifiers in SOI Technology High Voltage Operational Amplifiers in SOI Technology Kishore Penmetsa, Kenneth V. Noren, Herbert L. Hess and Kevin M. Buck Department of Electrical Engineering, University of Idaho Abstract This paper

More information

2016 3rd Conference on Power Engineering and Renewable Energy (ICPERE 2016)

2016 3rd Conference on Power Engineering and Renewable Energy (ICPERE 2016) 2016 3rd Conference on Power Engineering and Renewable Energy (ICPERE 2016) Yogyakarta, Indonesia 29-30 November 2016 IEEE Catalog Number: ISBN: CFP1646T-POD 978-1-5090-5109-0 Copyright 2016 by the Institute

More information

2015 IEEE High Power Diode Lasers and Systems Conference (HPD 2015)

2015 IEEE High Power Diode Lasers and Systems Conference (HPD 2015) 2015 IEEE High Power Diode Lasers and Systems Conference (HPD 2015) Coventry, United Kingdom 14-15 October 2015 IEEE Catalog Number: ISBN: CFP1571I-POD 978-1-4673-9179-5 Copyright 2015 by the Institute

More information

MEMS in ECE at CMU. Gary K. Fedder

MEMS in ECE at CMU. Gary K. Fedder MEMS in ECE at CMU Gary K. Fedder Department of Electrical and Computer Engineering and The Robotics Institute Carnegie Mellon University Pittsburgh, PA 15213-3890 fedder@ece.cmu.edu http://www.ece.cmu.edu/~mems

More information

Plan Optik AG. Plan Optik AG PRODUCT CATALOGUE

Plan Optik AG. Plan Optik AG PRODUCT CATALOGUE Plan Optik AG Plan Optik AG PRODUCT CATALOGUE 2 In order to service the high demand of wafers more quickly, Plan Optik provides off the shelf products in sizes from 2 up to 300mm diameter. Therefore Plan

More information

Electrical Characterization of a Second-gate in a Silicon-on-Insulator Transistor

Electrical Characterization of a Second-gate in a Silicon-on-Insulator Transistor Electrical Characterization of a Second-gate in a Silicon-on-Insulator Transistor Antonio Oblea: McNair Scholar Dr. Stephen Parke: Faculty Mentor Electrical Engineering As an independent double-gate, silicon-on-insulator

More information

Lecture 30. Perspectives. Digital Integrated Circuits Perspectives

Lecture 30. Perspectives. Digital Integrated Circuits Perspectives Lecture 30 Perspectives Administrivia Final on Friday December 15 8 am Location: 251 Hearst Gym Topics all what was covered in class. Precise reading information will be posted on the web-site Review Session

More information

HIGH INTEGRITY DIE CASTING PROCESSES

HIGH INTEGRITY DIE CASTING PROCESSES HIGH INTEGRITY DIE CASTING PROCESSES EDWARD J. VINARCIK JOHN WILEY & SONS, INC. HIGH INTEGRITY DIE CASTING PROCESSES HIGH INTEGRITY DIE CASTING PROCESSES EDWARD J. VINARCIK JOHN WILEY & SONS, INC. This

More information

A Bandgap Voltage Reference Circuit Design In 0.18um Cmos Process

A Bandgap Voltage Reference Circuit Design In 0.18um Cmos Process A Bandgap Voltage Reference Circuit Design In 0.18um Cmos Process It consists of a threshold voltage extractor circuit and a proportional to The behavior of the circuit is analytically described, a design

More information

th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT 2015)

th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT 2015) 2015 10th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT 2015) Taipei, Taiwan 21-23 October 2015 IEEE Catalog Number: ISBN: CFP1559B-POD 978-1-4673-8357-8 Copyright

More information

Homework 10 posted just for practice. Office hours next week, schedule TBD. HKN review today. Your feedback is important!

Homework 10 posted just for practice. Office hours next week, schedule TBD. HKN review today. Your feedback is important! EE141 Fall 2005 Lecture 26 Memory (Cont.) Perspectives Administrative Stuff Homework 10 posted just for practice No need to turn in Office hours next week, schedule TBD. HKN review today. Your feedback

More information

Feature-level Compensation & Control

Feature-level Compensation & Control Feature-level Compensation & Control 2 Sensors and Control Nathan Cheung, Kameshwar Poolla, Costas Spanos Workshop 11/19/2003 3 Metrology, Control, and Integration Nathan Cheung, UCB SOI Wafers Multi wavelength

More information

Lecture Perspectives. Administrivia

Lecture Perspectives. Administrivia Lecture 29-30 Perspectives Administrivia Final on Friday May 18 12:30-3:30 pm» Location: 251 Hearst Gym Topics all what was covered in class. Review Session Time and Location TBA Lab and hw scores to be

More information

PRACTICAL RF SYSTEM DESIGN

PRACTICAL RF SYSTEM DESIGN PRACTICAL RF SYSTEM DESIGN WILLIAM F. EGAN, Ph.D. Lecturer in Electrical Engineering Santa Clara University The Institute of Electrical and Electronics Engineers, Inc., New York A JOHN WILEY & SONS, INC.,

More information

Engineering of Computer-Based Systems

Engineering of Computer-Based Systems Proceedings Ninth Annual IEEE International Conference and Workshop on the Engineering of Computer-Based Systems 8-11 April 2002 Lund, Sweden Sponsored by IEEE Computer Society Technical Committee on Engineering

More information

Introducing Technology Computer-Aided Design (TCAD)

Introducing Technology Computer-Aided Design (TCAD) Chinmay K. Maiti Introducing Technology Computer-Aided Design (TCAD) Fundamentals, Simulations, and Applications Introducing Technology Computer-Aided Design (TCAD) Introducing Technology Computer-Aided

More information

Preface to Third Edition Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate

Preface to Third Edition Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate Preface to Third Edition p. xiii Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate Design p. 6 Basic Logic Functions p. 6 Implementation

More information

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,

More information

3D Integration for VLSI Systems

3D Integration for VLSI Systems Published by Pan Stanford Publishing Pte. Ltd. Penthouse Level, Suntec Tower 3 8 Temasek Boulevard Singapore 038988 E-mail: editorial@panstanford.com Web: www.panstanford.com British Library Cataloguing-in-Publication

More information

Flexible Hybrid Electronics Fabricated with High-Performance COTS ICs using RTI CircuitFilm TM Technology

Flexible Hybrid Electronics Fabricated with High-Performance COTS ICs using RTI CircuitFilm TM Technology Flexible Hybrid Electronics Fabricated with High-Performance COTS ICs using RTI CircuitFilm TM Technology Scott Goodwin 1, Erik Vick 2 and Dorota Temple 2 1 Micross Advanced Interconnect Technology Micross

More information

My USM. Mustafa G. Guvench. Professor, Electrical Engineering

My USM. Mustafa G. Guvench. Professor, Electrical Engineering My Projects @ USM Mustafa G. Guvench Professor, Electrical Engineering My Interests & Expertise CMOS Analog I.C. Design Silicon I.C. Processing Micro Machining and MEMS Optoelectronics (Photosensors( Photosensors)

More information

ISSCC 2006 / SESSION 16 / MEMS AND SENSORS / 16.1

ISSCC 2006 / SESSION 16 / MEMS AND SENSORS / 16.1 16.1 A 4.5mW Closed-Loop Σ Micro-Gravity CMOS-SOI Accelerometer Babak Vakili Amini, Reza Abdolvand, Farrokh Ayazi Georgia Institute of Technology, Atlanta, GA Recently, there has been an increasing demand

More information

MEMS Wind Direction Detection: From Design to Operation

MEMS Wind Direction Detection: From Design to Operation MEMS Wind Direction Detection: From Design to Operation Author Adamec, Richard, Thiel, David, Tanner, Philip Published 2003 Conference Title Proceedings of IEEE Sensors, 2003: Volume 1 DOI https://doi.org/10.1109/icsens.2003.1278954

More information

CGHV1J070D. 70 W, 18.0 GHz, GaN HEMT Die

CGHV1J070D. 70 W, 18.0 GHz, GaN HEMT Die Rev 1.0 May 2017 CGHV1J070D 70 W, 18.0 GHz, GaN HEMT Die Cree s CGHV1J070D is a high voltage gallium nitride (GaN) High Electron Mobility Transistor (HEMT) on a silicon carbide substrate, using a 0.25

More information

ADVANCED POWER ELECTRONICS CONVERTERS

ADVANCED POWER ELECTRONICS CONVERTERS ADVANCED POWER ELECTRONICS CONVERTERS IEEE Press 445 Hoes Lane Piscataway, NJ 08854 IEEE Press Editorial Board Tariq Samad, Editor in Chief George W. Arnold Mary Lanzerotti Linda Shafer Dmitry Goldgof

More information

Used Semiconductor Manufacturing Equipment: Looking for Sales in All the Right Places. Study Number MA108-09

Used Semiconductor Manufacturing Equipment: Looking for Sales in All the Right Places. Study Number MA108-09 Study Number MA108-09 August 2009 Copyright Semico Research, 2009. All rights reserved. Reproduction in whole or part is prohibited without permission of Semico. The contents of this report represent

More information

CGHV1J025D. 25 W, 18.0 GHz, GaN HEMT Die

CGHV1J025D. 25 W, 18.0 GHz, GaN HEMT Die Rev 2.0 May 2017 CGHV1J025D 25 W, 18.0 GHz, GaN HEMT Die Cree s CGHV1J025D is a high voltage gallium nitride (GaN) High Electron Mobility Transistor (HEMT) on a silicon carbide substrate, using a 0.25

More information

Proceedings. 13 th IEEE International Workshop on. Rapid System Prototyping RSP 2002

Proceedings. 13 th IEEE International Workshop on. Rapid System Prototyping RSP 2002 Proceedings 13 th IEEE International Workshop on Rapid System Prototyping RSP 2002 Proceedings 13 th IEEE International Workshop on Rapid System Prototyping Darmstadt, Germany July 1 3, 2002 Sponsored

More information

Device Technologies. Yau - 1

Device Technologies. Yau - 1 Device Technologies Yau - 1 Objectives After studying the material in this chapter, you will be able to: 1. Identify differences between analog and digital devices and passive and active components. Explain

More information

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2 ISSN 2277-2685 IJESR/October 2014/ Vol-4/Issue-10/682-687 Thota Keerthi et al./ International Journal of Engineering & Science Research DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN

More information

Advanced PDK and Technologies accessible through ASCENT

Advanced PDK and Technologies accessible through ASCENT Advanced PDK and Technologies accessible through ASCENT MOS-AK Dresden, Sept. 3, 2018 L. Perniola*, O. Rozeau*, O. Faynot*, T. Poiroux*, P. Roseingrave^ olivier.faynot@cea.fr *Cea-Leti, Grenoble France;

More information

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,

More information

An SOI-based High-Voltage, High-Temperature Gate-Driver for SiC FET

An SOI-based High-Voltage, High-Temperature Gate-Driver for SiC FET An SOI-based High-Voltage, High-Temperature Gate-Driver for SiC FET M. A Huque 1, R. Vijayaraghavan 1, M. Zhang 1, B. J. Blalock 1, L M. Tolbert 1,2, and S. K. Islam 1 1 Department of Electrical and Computer

More information

45nm Foundry CMOS with Mask-Lite Reduced Mask Costs

45nm Foundry CMOS with Mask-Lite Reduced Mask Costs This work is sponsored by the Air Force Research Laboratory (AFRL/RVSE) TPOC: Mr. Kenneth Hebert 45nm Foundry CMOS with Mask-Lite Reduced Mask Costs 25 October 2011 www.americansemi.com 2011 American Semiconductor,

More information

1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1

1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1 Contents 1 FUNDAMENTAL CONCEPTS 1 1.1 What is Noise Coupling 1 1.2 Resistance 3 1.2.1 Resistivity and Resistance 3 1.2.2 Wire Resistance 4 1.2.3 Sheet Resistance 5 1.2.4 Skin Effect 6 1.2.5 Resistance

More information

Education on CMOS RF Circuit Reliability

Education on CMOS RF Circuit Reliability Education on CMOS RF Circuit Reliability Jiann S. Yuan 1 Abstract This paper presents a design methodology to study RF circuit performance degradations due to hot carrier and soft breakdown. The experimental

More information

45nm Foundry CMOS with Mask-Lite Reduced Mask Costs

45nm Foundry CMOS with Mask-Lite Reduced Mask Costs This work is sponsored in part by the Air Force Research Laboratory (AFRL/RVSE) 45nm Foundry CMOS with Mask-Lite Reduced Mask Costs 21 March 2012 This work is sponsored in part by the National Aeronautics

More information

MEAS Silicon MEMS Piezoresistive Accelerometer and its Benefits

MEAS Silicon MEMS Piezoresistive Accelerometer and its Benefits MEAS Silicon MEMS Piezoresistive Accelerometer and its Benefits Piezoresistive Accelerometers 1. Bonded Strain Gage type (Gages bonded to metal seismic mass using epoxy) Undamped circa 1950 s Fluid (oil)

More information

EC 1354-Principles of VLSI Design

EC 1354-Principles of VLSI Design EC 1354-Principles of VLSI Design UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY PART-A 1. What are the four generations of integrated circuits? 2. Give the advantages of IC. 3. Give the variety of

More information

Part I: Degradation in 3.2 nm Gate Oxides: Effects on Inverter Performance and MOSFET Characteristics. Oxide Degradation

Part I: Degradation in 3.2 nm Gate Oxides: Effects on Inverter Performance and MOSFET Characteristics. Oxide Degradation Part I: Degradation in 3.2 nm Gate Oxides: Effects on Inverter Performance and MOSFET Characteristics Part II: Noise in Circuits Effects on Ultra-Thin Gate Oxide Degradation Bill Knowlton and Jake Baker

More information

SILICON BASED CAPACITIVE SENSORS FOR VIBRATION CONTROL

SILICON BASED CAPACITIVE SENSORS FOR VIBRATION CONTROL SILICON BASED CAPACITIVE SENSORS FOR VIBRATION CONTROL Shailesh Kumar, A.K Meena, Monika Chaudhary & Amita Gupta* Solid State Physics Laboratory, Timarpur, Delhi-110054, India *Email: amita_gupta/sspl@ssplnet.org

More information

Copyright 2007 Year IEEE. Reprinted from ISCAS 2007 International Symposium on Circuits and Systems, May This material is posted here

Copyright 2007 Year IEEE. Reprinted from ISCAS 2007 International Symposium on Circuits and Systems, May This material is posted here Copyright 2007 Year IEEE. Reprinted from ISCAS 2007 International Symposium on Circuits and Systems, 27-30 May 2007. This material is posted here with permission of the IEEE. Such permission of the IEEE

More information

Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing

Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing N.Rajini MTech Student A.Akhila Assistant Professor Nihar HoD Abstract This project presents two original implementations

More information

NanoFabrics: : Spatial Computing Using Molecular Electronics

NanoFabrics: : Spatial Computing Using Molecular Electronics NanoFabrics: : Spatial Computing Using Molecular Electronics Seth Copen Goldstein and Mihai Budiu Computer Architecture, 2001. Proceedings. 28th Annual International Symposium on 30 June-4 4 July 2001

More information

Christopher J. Barnwell ECE Department U. N. Carolina at Charlotte Charlotte, NC, 28223, USA

Christopher J. Barnwell ECE Department U. N. Carolina at Charlotte Charlotte, NC, 28223, USA Copyright 2008 IEEE. Published in IEEE SoutheastCon 2008, April 3-6, 2008, Huntsville, A. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising

More information

INTERNATIONAL STANDARD

INTERNATIONAL STANDARD INTERNATIONAL STANDARD IEC 62539 First edition 2007-07 IEEE 930 Guide for the statistical analysis of electrical insulation breakdown data Commission Electrotechnique Internationale International Electrotechnical

More information

Digital Design and System Implementation. Overview of Physical Implementations

Digital Design and System Implementation. Overview of Physical Implementations Digital Design and System Implementation Overview of Physical Implementations CMOS devices CMOS transistor circuit functional behavior Basic logic gates Transmission gates Tri-state buffers Flip-flops

More information

METHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS

METHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS METHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS METHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS with Case Studies by Marc Pastre Ecole Polytechnique Fédérale

More information

Basic Functional Analysis. Sample Report Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel:

Basic Functional Analysis. Sample Report Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: Basic Functional Analysis Sample Report 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Basic Functional Analysis Sample Report Some of the information in this

More information

CMP for More Than Moore

CMP for More Than Moore 2009 Levitronix Conference on CMP Gerfried Zwicker Fraunhofer Institute for Silicon Technology ISIT Itzehoe, Germany gerfried.zwicker@isit.fraunhofer.de Contents Moore s Law and More Than Moore Comparison:

More information

IN-CHIP DEVICE-LAYER THERMAL ISOLATION OF MEMS RESONATOR FOR LOWER POWER BUDGET

IN-CHIP DEVICE-LAYER THERMAL ISOLATION OF MEMS RESONATOR FOR LOWER POWER BUDGET Proceedings of IMECE006 006 ASME International Mechanical Engineering Congress and Exposition November 5-10, 006, Chicago, Illinois, USA IMECE006-15176 IN-CHIP DEVICE-LAYER THERMAL ISOLATION OF MEMS RESONATOR

More information

Gallium nitride (GaN)

Gallium nitride (GaN) 80 Technology focus: GaN power electronics Vertical, CMOS and dual-gate approaches to gallium nitride power electronics US research company HRL Laboratories has published a number of papers concerning

More information

Final Exam Topics. IC Technology Advancement. Microelectronics Technology in the 21 st Century. Intel s 90 nm CMOS Technology. 14 nm CMOS Transistors

Final Exam Topics. IC Technology Advancement. Microelectronics Technology in the 21 st Century. Intel s 90 nm CMOS Technology. 14 nm CMOS Transistors ANNOUNCEMENTS Final Exam: When: Wednesday 12/10 12:30-3:30PM Where: 10 Evans (last names beginning A-R) 60 Evans (last names beginning S-Z) Comprehensive coverage of course material Closed book; 3 sheets

More information

Pavement Surface Condition/Performance Assessment: Reliability and Relevancy of Procedures and Technologies

Pavement Surface Condition/Performance Assessment: Reliability and Relevancy of Procedures and Technologies STP 1486 Pavement Surface Condition/Performance Assessment: Reliability and Relevancy of Procedures and Technologies Bouzid Choubane, editor ASTM Stock Number: STP1486 ASTM 100 Barr Harbor Drive PO Box

More information

ABSTRACT. Keywords: 0,18 micron, CMOS, APS, Sunsensor, Microned, TNO, TU-Delft, Radiation tolerant, Low noise. 1. IMAGERS FOR SPACE APPLICATIONS.

ABSTRACT. Keywords: 0,18 micron, CMOS, APS, Sunsensor, Microned, TNO, TU-Delft, Radiation tolerant, Low noise. 1. IMAGERS FOR SPACE APPLICATIONS. Active pixel sensors: the sensor of choice for future space applications Johan Leijtens(), Albert Theuwissen(), Padmakumar R. Rao(), Xinyang Wang(), Ning Xie() () TNO Science and Industry, Postbus, AD

More information

IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS 2010 Silicon Photonic Circuits: On-CMOS Integration, Fiber Optical Coupling, and Packaging

IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS 2010 Silicon Photonic Circuits: On-CMOS Integration, Fiber Optical Coupling, and Packaging IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS 2010 Silicon Photonic Circuits: On-CMOS Integration, Fiber Optical Coupling, and Packaging Christophe Kopp, St ephane Bernab e, Badhise Ben Bakir,

More information

An Integrated Electronic Equalizer For Dispersion Compensation In 10Gb/s Fiber Networks (PROPOSAL)

An Integrated Electronic Equalizer For Dispersion Compensation In 10Gb/s Fiber Networks (PROPOSAL) An Integrated Electronic Equalizer For Dispersion Compensation In 10Gb/s Fiber Networks (PROPOSAL) Foster Dai and Vasanth Kakani Electrical and Computer Engineering Department 200 Broun Hall, Auburn University,

More information

This document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore.

This document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore. This document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore. Title Going green for discrete power diode manufacturers Author(s) Tan, Cher Ming; Sun, Lina; Wang, Chase Citation

More information

Design of a 3.3-V 1-GHz CMOS Phase Locked Loop with a Two-Stage Self-Feedback Ring Oscillator

Design of a 3.3-V 1-GHz CMOS Phase Locked Loop with a Two-Stage Self-Feedback Ring Oscillator Journal of the Korean Physical Society, Vol. 37, No. 6, December 2000, pp. 803 807 Design of a 3.3-V 1-GHz CMOS Phase Locked Loop with a Two-Stage Self-Feedback Ring Oscillator Yeon Kug Moon Korea Advanced

More information

2016 IEEE 10th International Conference on Self-Adaptive and Self-Organizing Systems (SASO 2016)

2016 IEEE 10th International Conference on Self-Adaptive and Self-Organizing Systems (SASO 2016) 2016 IEEE 10th International Conference on Self-Adaptive and Self-Organizing Systems (SASO 2016) Augsburg, Germany 12 16 September 2016 IEEE Catalog Number: ISBN: CFP16SAO-POD 978-1-5090-3535-9 Copyright

More information

Fraunhofer IZM - ASSID

Fraunhofer IZM - ASSID FRAUNHOFER-INSTITUT FÜR Zuverlässigkeit und Mikrointegration IZM Fraunhofer IZM - ASSID All Silicon System Integration Dresden Heterogeneous 3D Wafer Level System Integration 3D system integration is one

More information

Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits Design of Analog CMOS Integrated Circuits Behzad Razavi Professor of Electrical Engineering University of California, Los Angeles H Boston Burr Ridge, IL Dubuque, IA Madison, WI New York San Francisco

More information

PHYSICS OF SEMICONDUCTOR DEVICES

PHYSICS OF SEMICONDUCTOR DEVICES PHYSICS OF SEMICONDUCTOR DEVICES PHYSICS OF SEMICONDUCTOR DEVICES by J. P. Colinge Department of Electrical and Computer Engineering University of California, Davis C. A. Colinge Department of Electrical

More information

Short Course Program

Short Course Program Short Course Program TECHNIQUES FOR SEE MODELING AND MITIGATION OREGON CONVENTION CENTER OREGON BALLROOM 201-202 MONDAY, JULY 11 8:00 AM 8:10 AM 9:40 AM 10:10 AM 11:40 AM 1:20 PM 2:50 PM 3:20 PM 4:50 PM

More information

Design of a Heating Chamber for Sensor Characterization

Design of a Heating Chamber for Sensor Characterization Design of a Heating Chamber for Sensor Characterization Gengchen Liu a, Xiaoju Guo a and Tolga Kaya a a Central Michigan University, Mount Pleasant, MI 48859 Email: { liu3g, guo3x, kaya2t}@cmich.edu Abstract

More information

EE 410: Integrated Circuit Fabrication Laboratory

EE 410: Integrated Circuit Fabrication Laboratory EE 410: Integrated Circuit Fabrication Laboratory 1 EE 410: Integrated Circuit Fabrication Laboratory Web Site: Instructor: http://www.stanford.edu/class/ee410 https://ccnet.stanford.edu/ee410/ (on CCNET)

More information

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI Lecture: Integration of silicon photonics with electronics Prepared by Jean-Marc FEDELI CEA-LETI Context The goal is to give optical functionalities to electronics integrated circuit (EIC) The objectives

More information

CMOS Test and Evaluation

CMOS Test and Evaluation CMOS Test and Evaluation Manjul Bhushan Mark B. Ketchen CMOS Test and Evaluation A Physical Perspective Manjul Bhushan OctEval Hopewell Junction, NY, USA Mark B. Ketchen OcteVue Hadley, MA, USA ISBN 978-1-4939-1348-0

More information

200mm and 300mm Test Patterned Wafers for Bonding Process Applications SKW ASSOCIATES, INC.

200mm and 300mm Test Patterned Wafers for Bonding Process Applications SKW ASSOCIATES, INC. C M P C h a r a c t e r I z a t I o n S o l u t I o n s 200mm and 300mm Test Patterned Wafers for Bonding Process Applications SKW ASSOCIATES, INC. 2920 Scott Blvd., Santa Clara, CA 95054 Tel: 408-919-0094,

More information

PERSPECTIVES FOR DISRUPTIVE 200MM/8-INCH GAN POWER DEVICE AND GAN-IC TECHNOLOGY DR. DENIS MARCON SR. BUSINESS DEVELOPMENT MANAGER

PERSPECTIVES FOR DISRUPTIVE 200MM/8-INCH GAN POWER DEVICE AND GAN-IC TECHNOLOGY DR. DENIS MARCON SR. BUSINESS DEVELOPMENT MANAGER PERSPECTIVES FOR DISRUPTIVE 200MM/8-INCH GAN POWER DEVICE AND GAN-IC TECHNOLOGY DR. DENIS MARCON SR. BUSINESS DEVELOPMENT MANAGER What I will show you today 200mm/8-inch GaN-on-Si e-mode/normally-off technology

More information

NIH Public Access Author Manuscript Microelectron Reliab. Author manuscript; available in PMC 2009 March 1.

NIH Public Access Author Manuscript Microelectron Reliab. Author manuscript; available in PMC 2009 March 1. NIH Public Access Author Manuscript Published in final edited form as: Microelectron Reliab. 2008 March ; 48(3): 354 363. doi:10.1016/j.microrel.2007.09.002. Impact of Single pmosfet Dielectric Degradation

More information

Test Structures Basics Part 1

Test Structures Basics Part 1 Test Structures Basics Part 1 By Christopher Henderson In this document we will provide an overview of test structures as they pertain to reliability. Test structures can provide critical insight into

More information

A Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier

A Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier A Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier Kehul A. Shah 1, N.M.Devashrayee 2 1(Associative Prof., Department of Electronics and Communication,

More information

2007-Novel structures of a MEMS-based pressure sensor

2007-Novel structures of a MEMS-based pressure sensor C-(No.16 font) put by office 2007-Novel structures of a MEMS-based pressure sensor Chang-Sin Park(*1), Young-Soo Choi(*1), Dong-Weon Lee (*2) and Bo-Seon Kang(*2) (1*) Department of Mechanical Engineering,

More information

Logic Level Signal Isolation Technology Review. MARK CANTRELL Senior Applications Engineer

Logic Level Signal Isolation Technology Review. MARK CANTRELL Senior Applications Engineer Logic Level Signal Isolation Technology Review MARK CANTRELL Senior Applications Engineer 3/20/2017 Agenda Isolation Basics Technology Overview Inductive Capacitive and Optical Comparisons What really

More information

PH9 Reliability. Application Note # 51 - Rev. A. MWTC MARKETING March 1997

PH9 Reliability. Application Note # 51 - Rev. A. MWTC MARKETING March 1997 PH9 Reliability Application Note # 51 - Rev. A MWTC MARKETING March 1997 1.0. Introduction This application note provides a summary of reliability and environmental testing performed to date on 0.25 µm

More information

Corrosion Inspection and Monitoring

Corrosion Inspection and Monitoring Corrosion Inspection and Monitoring WILEY SERIES IN CORROSION R.Winston Revie, Series Editor Corrosion Inspection and Monitoring Pierre R. Roberge Corrosion Inspection and Monitoring Pierre R. Roberge

More information

Study of Pattern Area of Logic Circuit. with Tunneling Field-Effect Transistors

Study of Pattern Area of Logic Circuit. with Tunneling Field-Effect Transistors Contemporary Engineering Sciences, Vol. 6, 2013, no. 6, 273-284 HIKARI Ltd, www.m-hikari.com http://dx.doi.org/10.12988/ces.2013.3632 Study of Pattern Area of Logic Circuit with Tunneling Field-Effect

More information

Architecture and Preliminary Design of a Fuzzy Logic-Based Microbattery Charge Controller

Architecture and Preliminary Design of a Fuzzy Logic-Based Microbattery Charge Controller Architecture and Preliminary Design of a Fuzzy Logic-Based Microbattery Charge Controller Abstract Jagadeesan Rajagopalan and Pritpal Singh Dept. of Electrical and Computer Engineering Villanova University

More information

Reconfigurable Analog Electronics using the Memristor*

Reconfigurable Analog Electronics using the Memristor* Reconfigurable Analog Electronics using the Memristor* R. Jacob Baker and Kristy A. Campbell Department of Electrical and Computer Engineering jbaker@boisestate.edu Practical reconfigurable analog design

More information

International Journal of Electronics and Communication Engineering & Technology (IJECET), INTERNATIONAL JOURNAL OF ELECTRONICS AND

International Journal of Electronics and Communication Engineering & Technology (IJECET), INTERNATIONAL JOURNAL OF ELECTRONICS AND INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) ISSN 0976 6464(Print) ISSN 0976 6472(Online) Volume 4, Issue 3, May June, 2013, pp. 24-32 IAEME: www.iaeme.com/ijecet.asp

More information

Ultra Low Static Power OTA with Slew Rate Enhancement

Ultra Low Static Power OTA with Slew Rate Enhancement ECE 595B Analog IC Design Design Project Fall 2009 Project Proposal Ultra Low Static Power OTA with Slew Rate Enhancement Patrick Wesskamp PUID: 00230-83995 1) Introduction In this design project I plan

More information

Day 1 : Tuesday, 31st October 2017 (Tutorial) Vanue: Centre for Advanced and Professional Education (CAPE), Universiti Teknologi PETRONAS (UTP)

Day 1 : Tuesday, 31st October 2017 (Tutorial) Vanue: Centre for Advanced and Professional Education (CAPE), Universiti Teknologi PETRONAS (UTP) Day 1 : Tuesday, 31st October 2017 (Tutorial) Vanue: Centre for Advanced and Professional Education (CAPE), Universiti Teknologi PETRONAS (UTP) Time Start Time End Venue: 8:00 9:00 Registration 9:00 17:00

More information

High Power Density Power Management IC Module with On-Chip Inductors

High Power Density Power Management IC Module with On-Chip Inductors Laboratory for Power Management and Integrated SMPS High Power Density Power Management IC Module with On-Chip Inductors S M Ahsanuzzaman (Ahsan) Aleksandar Prodić David A. Johns Zoran Pavlović Ningning

More information

60 W, DC MHz, 50 V, GaN HEMT for LTE and Pulse Radar Applications. = 25 C) of Demonstration Amplifier

60 W, DC MHz, 50 V, GaN HEMT for LTE and Pulse Radar Applications. = 25 C) of Demonstration Amplifier CGHV27060MP 60 W, DC - 2700 MHz, 50 V, GaN HEMT for LTE and Pulse Radar Applications Cree s CGHV27060MP is a 60W gallium nitride (GaN) high electron mobility transistor (HEMT) housed in a small plastic

More information

EMT 251 Introduction to IC Design

EMT 251 Introduction to IC Design EMT 251 Introduction to IC Design (Pengantar Rekabentuk Litar Terkamir) Semester II 2011/2012 Introduction to IC design and Transistor Fundamental Some Keywords! Very-large-scale-integration (VLSI) is

More information

A Case Study of Nanoscale FPGA Programmable Switches with Low Power

A Case Study of Nanoscale FPGA Programmable Switches with Low Power A Case Study of Nanoscale FPGA Programmable Switches with Low Power V.Elamaran 1, Har Narayan Upadhyay 2 1 Assistant Professor, Department of ECE, School of EEE SASTRA University, Tamilnadu - 613401, India

More information

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online):

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online): IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online): 2321-0613 Design & Analysis of CMOS Telescopic Operational Transconductance Amplifier (OTA) with

More information

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN OPAMP DESIGN AND SIMULATION Vishal Saxena OPAMP DESIGN PROJECT R 2 v out v in /2 R 1 C L v in v out V CM R L V CM C L V CM -v in /2 R 1 C L (a) (b) R 2 ECE415/EO

More information

Semiconductor Devices

Semiconductor Devices Semiconductor Devices Modelling and Technology Source Electrons Gate Holes Drain Insulator Nandita DasGupta Amitava DasGupta SEMICONDUCTOR DEVICES Modelling and Technology NANDITA DASGUPTA Professor Department

More information

Physics of Semiconductor Devices

Physics of Semiconductor Devices Physics of Semiconductor Devices Physics of Semiconductor Devices Third Edition S. M. Sze Department of Electronics Engineering National Chiao Tung University Hsinchu, Taiwan and Kwok K. Ng Central Laboratory

More information

Analytical Chemistry II

Analytical Chemistry II Analytical Chemistry II L3: Signal processing (selected slides) Semiconductor devices Apart from resistors and capacitors, electronic circuits often contain nonlinear devices: transistors and diodes. The

More information

Design of High-Speed Op-Amps for Signal Processing

Design of High-Speed Op-Amps for Signal Processing Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS

More information

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10 Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar

More information

IFSIN. WEB PAGE Fall ://weble.upc.es/ifsin/

IFSIN. WEB PAGE   Fall ://weble.upc.es/ifsin/ IFSIN IMPLEMENTACIÓ FÍSICA DE SISTEMES INTEGRATS NANOMÈTRICS IMPLEMENTACIÓN N FÍSICA F DE SISTEMAS INTEGRADOS NANOMÉTRICOS PHYSICAL IMPLEMENTATION OF NANOMETER INTEGRATED SYSTEMS Fall 2008 Prof. Xavier

More information

Low Power Design of Successive Approximation Registers

Low Power Design of Successive Approximation Registers Low Power Design of Successive Approximation Registers Rabeeh Majidi ECE Department, Worcester Polytechnic Institute, Worcester MA USA rabeehm@ece.wpi.edu Abstract: This paper presents low power design

More information

EECS150 - Digital Design Lecture 19 CMOS Implementation Technologies. Recap and Outline

EECS150 - Digital Design Lecture 19 CMOS Implementation Technologies. Recap and Outline EECS150 - Digital Design Lecture 19 CMOS Implementation Technologies Oct. 31, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy

More information

ITRS MOSFET Scaling Trends, Challenges, and Key Technology Innovations

ITRS MOSFET Scaling Trends, Challenges, and Key Technology Innovations Workshop on Frontiers of Extreme Computing Santa Cruz, CA October 24, 2005 ITRS MOSFET Scaling Trends, Challenges, and Key Technology Innovations Peter M. Zeitzoff Outline Introduction MOSFET scaling and

More information

EECS150 - Digital Design Lecture 2 - CMOS

EECS150 - Digital Design Lecture 2 - CMOS EECS150 - Digital Design Lecture 2 - CMOS August 29, 2002 John Wawrzynek Fall 2002 EECS150 - Lec02-CMOS Page 1 Outline Overview of Physical Implementations CMOS devices Announcements/Break CMOS transistor

More information